adv7340 Analog Devices, Inc., adv7340 Datasheet - Page 29

• Manufacturer Part Number: adv7340
• Description: Multiformat Video Encoder, Six 12-bit Noise Shaped Video Dacs
• Manufacturer: Analog Devices, Inc.

Table 15. Register 0x01 to Register 0x09
SR7 to
SR0
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
1
2
ED = enhanced definition = 525p and 625p.
Subaddress 0x31, Bit 2 must also be enabled (ED/HD). Subaddress 0x84, Bit 6 must also be enabled (SD).
Mode
Register
Mode Select
Register
Register 0
ED/HD CSC
Matrix 0
ED/HD CSC
Matrix 1
ED/HD CSC
Matrix 2
ED/HD CSC
Matrix 3
ED/HD CSC
Matrix 4
ED/HD CSC
Matrix 5
ED/HD CSC
Matrix 6
Bit Description
Reserved.
DDR Clock Edge Alignment.
Note: Only used for ED
HD DDR modes.
Reserved.
Input Mode.
Note: See Reg. 0x30, Bits[7:3]
for ED/HD format selection.
Y/C/S Bus Swap.
Reserved.
Test Pattern Black Bar.
Manual CSC Matrix Adjust.
Sync on RGB.
RGB/YPrPb Output Select.
SD Sync Output Enable.
ED/HD Sync Output Enable.
2
1
and
7
0
1
0
1
x
x
x
x
x
x
Rev. 0 | Page 29 of 88
6
0
0
0
0
1
1
1
1
0
1
x
x
x
x
x
x
5
0
0
1
1
0
0
1
1
0
1
x
x
x
x
x
x
Bit Number
0
1
0
1
0
1
0
1
0
1
x
x
x
x
x
x
4
3
0
0
1
x
x
x
x
x
x
2
0
0
1
1
0
1
x
x
x
x
x
x
1
0
1
0
1
0
x
x
x
x
x
x
x
0
0
x
x
x
x
x
x
x
0
Bits[9:2] for RV.
Register Setting
Chroma clocked in on rising clock edge;
luma clocked in on falling clock edge.
Reserved.
Reserved.
Luma clocked in on rising clock edge;
chroma clocked in on falling clock edge.
SD input only.
ED/HD-SDR input only.
ED/HD-DDR input only.
SD and ED/HD-SDR.
SD and ED/HD-DDR.
Reserved.
Reserved.
ED only (at 54 MHz).
Allows data to be applied to data ports in
various configurations (SD feature only).
0 must be written to these bits.
Disabled.
Enabled.
Disable manual CSC matrix adjust.
Enable manual CSC matrix adjust.
No sync.
Sync on all RGB outputs.
RGB component outputs.
YPrPb component outputs.
No sync output.
Output SD syncs on S_HSYNC and
S_VSYNC pins.
No sync output.
Output ED/HD syncs on S_HSYNC and
S_VSYNC pins.
LSBs for GY.
LSBs for RV.
LSBs for BU.
LSBs for GV.
LSBs for GU.
Bits[9:2 ] for GY.
Bits[9:2] for GU.
Bits[9:2] for GV.
Bits[9:2] for BU.
ADV7340/ADV7341
Reset
Value
0x00
0x20
0x03
0xF0
0x4E
0x0E
0x24
0x92
0x7C