mc33742 Freescale Semiconductor, Inc, mc33742 Datasheet - Page 37

no-image

mc33742

Manufacturer Part Number
mc33742
Description
Mc33742 System Basis Chip Sbc With Enhanced High-speed Can Transceiver
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc33742DW
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc33742DWR2
Manufacturer:
FREESCALE
Quantity:
8 845
Part Number:
mc33742EW
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
mc33742PEG
Manufacturer:
FREESCALE
Quantity:
6 500
Part Number:
mc33742PEG
Manufacturer:
FREESCALE
Quantity:
6 500
Part Number:
mc33742PEG
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc33742PEGR2
Manufacturer:
FREESCA
Quantity:
3 000
Part Number:
mc33742PEGR2
Manufacturer:
HIT
Quantity:
6 224
Part Number:
mc33742PEGR2
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc33742SDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc33742SPEG
Manufacturer:
FREESCALE
Quantity:
14 280
Part Number:
mc33742SPEG
Manufacturer:
FREESCALE
Quantity:
14 280
First the CAN signal is detected by a low consumption
receiver (WU receiver). Then the signal passes through a
pulse width filter, which discards the undesired pulses. The
pulse must have a width bigger than 0.5 µs and smaller than
500 µs to be accepted. When a pulse is discarded, the pulse
counter is reset and no wake-up signal is generated. When a
CAN WAKE-UP REPORT
mode the SBC is in.
CAN wake-up or any wake-up results in the VDD regulator
turning on, leading to turning on the MCU supply and
releasing reset. If the 33742 is in Stop mode (V2 off and VDD
active), the CAN wake-up or any wake-up is signalled by a
pulse on the INT output. In addition the CANWU bit is set in
the CAN register.
interface is in Sleep mode with wake-up enabled, the CAN
wake-up is reported by the CANWU bit in the CAN register.
mode with wake-up enabled, it is recommended that the user
check for the CANWU bit prior to placing the 33742 in Sleep
or Stop mode in case bus traffic has occurred while the CAN
interface was in Sleep mode.
Analog Integrated Circuit Device Data
Freescale Semiconductor
Figure 23
The CAN wake-up reporting depend upon the low power
If the SBC is placed into Sleep mode (VDD and V2 off), the
If the SBC is in Normal or Standby mode and the CAN
In the event the SBC is in Normal mode and CAN Sleep
CANL
CANH
illustrates how the wake-up signal is generated.
WU Receiver
Pulse Width
Filter
Figure 23. Wake-Up Functional Block Diagram
Pulse OK
Narrow
Pulse
Generator
pulse is accepted, the pulse counter is incremented and, after
three pulses, the internal wake-up signal is asserted.
500 µs. If not, the counter will be reset and no wake-up signal
will be generated. This is accomplished by the wake-up
timeout generator. The wake-up cycle is completed (and the
wake-up flag reset) when the CAN interface is brought to
CAN Normal mode.
CANWU reports the CAN wake-up event while the 33742
was in Sleep or Stop mode. This bit is set until the CAN is in
placed by SPI command into TXRX mode and the CAN
register can be read.
CAN BUS DIAGNOSTIC
GND, shorts to VSUP or VDD.
comparators are implemented on the CANH and CANL bus
lines. These comparators monitor the bus voltage level in the
recessive and dominant states. This information is then
managed by a logic circuit to determine if a failure has
occurred and to report it.
comparators in the event of bus failure and the state of the
drivers; that is, whether they are recessive or dominant.
Time-out
Counter
Each one of the pulses must be spaced by no more than
After a CAN wake-up, a flag is set in the CAN register. Bit
The SBC can diagnose CANH or CANL lines short to
As illustrated in
RST
+
Time-out
Figure
Latch
RST
Table 11
24, several single-ended
FUNCTIONAL DEVICE OPERATION
indicates the state of the
Standby
OPERATIONAL MODES
Internal Wake-Up
Signal
33742
37

Related parts for mc33742