as7c33256pfs18a-166tqi Alliance Memory, Inc, as7c33256pfs18a-166tqi Datasheet

no-image

as7c33256pfs18a-166tqi

Manufacturer Part Number
as7c33256pfs18a-166tqi
Description
3.3v 256k 16/18 Pipeline Burst Synchronous Sram
Manufacturer
Alliance Memory, Inc
Datasheet
Selection guide
*
the property of their respective owners.
Pentium
Minimum cycle time
Maximum pipelined clock frequency
Maximum pipelined clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
• Organization: 262,144 words × 16 or 18 bits
• Fast clock speeds to 166 MHz in LVTTL/LVCMOS
• Fast clock to data access: 3.5/3.8/4.0/5.0 ns
• Fast OE access time: 3.5/3.8/4.0/5.0 ns
• Fully synchronous register-to-register operation
• “Flow-through” mode
• Single-cycle deselect
Logic block diagram
Features
A[17:0]
ADSC
ADSP
ADV
BWE
March 2001
- Dual-cycle deselect also available (AS7C33256PFD16A/
CLK
GWE
BW
BW
3/14/01; V.1.0
CE0
CE1
CE2
OE
AS7C33256PFD18A)
ZZ
®
b
a
is a registered trademark of Intel Corporation. NTD™ is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are
Power
down
18
CLK
CS
D
CLK
CS
CLR
Byte Write
Byte Write
D
D
D
D
CLK
CLK
CE
CLK
CLK
registers
registers
register
register
Address
register
Enable
Enable
delay
DQb
DQa
Burst logic
Q
Q
Q
Q
Q
LBO
3.3V 256K 16/18 pipeline burst synchronous SRAM
18
AS7C33256PFS16A
16
18
–166
Alliance Semiconductor
16/18
166
475
130
registers
Output
3.5
OE
30
CLK
FT
6
2
256K × 16/18
Memory
DATA [15:0]
DATA [17:0]
16/18
array
registers
CLK
Input
AS7C33256PFS16A
–150
150
450
110
6.7
3.8
30
• Pentium®
• Asynchronous output enable control
• Economical 100-pin TQFP package
• Byte write enables
• Multiple chip enables for easy expansion
• 3.3V core power supply
• 2.5V or 3.3V I/O operation with separate V
• 30 mW typical standby power in power down mode
• NTD™
Pin arrangement
(AS7C33256NTD16A/AS7C33256NTD18A)
DQpb/NC
®
V
V
V
V
V
DQb
DQb
V
DQb
DQb
DQb
DQb
V
DQb
DQb
V
*
V
DDQ
DDQ
DDQ
DDQ
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
SSQ
SSQ
V
SSQ
SSQ
FT
DD
SS
pipeline architecture available
AS7C33256PFS16A
*
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
compatible architecture and timing
Note: pins 24, 74 are NC for ×16.
–133
133
425
100
7.5
30
4
TQFP 14 × 20mm
Copyright © Alliance Semiconductor. All rights reserved.
AS7C33256PFS16A
AS7C33256PFS18A
AS7C33256PFS16A
–100
100
325
10
90
30
5
P. 1 of 11
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DDQ
A17
NC
NC
V
V
NC
DQpa/NC
DQa
DQa
V
V
DQa
DQa
VSS
NC
V
ZZ
DQa
DQa
V
V
DQa
DQa
NC
NC
V
V
NC
NC
NC
DDQ
SSQ
SSQ
DDQ
DD
DDQ
SSQ
SSQ
DDQ
Units
MHz
mA
mA
mA
ns
ns

Related parts for as7c33256pfs18a-166tqi

as7c33256pfs18a-166tqi Summary of contents

Page 1

... Output registers registers CLK DQpb/NC CLK DATA [17:0] FT DATA [15:0] AS7C33256PFS16A AS7C33256PFS16A –166 –150 6 6.7 166 150 3.5 3.8 475 450 130 110 30 30 Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A * compatible architecture and timing * pipeline architecture available DDQ SSQ ...

Page 2

... ADSC LOW (and ADSP HIGH). • Master chip select CE0 blocks ADSP, but not ADSC. The AS7C33256PFS16A and AS7C33256PFS18A operate from a 3.3V supply. I/Os use a separate power supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14×20 mm TQFP packaging. ...

Page 3

... Sleep. Places device in low power mode; data is retained. Connect to GND if unused. Symbol Min –0.5 DD DDQ V –0 –0 – – OUT T –65 stg T –65 bias Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A Max Unit +4 0 0.5 V DDQ 1 +150 C +135 ...

Page 4

... DDQ V 0.0 SSQ V 2 –0 2 –0 Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A CLK Operation Deselect Deselect Deselect Deselect Deselect Begin read Begin read Begin read Begin read Cont. read Cont ...

Page 5

... Min Max Min Max f – 166 – 150 Max t 6 – 6.6 – CYC t 10 – 10 – CYCF t – 3.5 – 3.8 CD Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A Symbol Typical Units 46 C/W JA 2.8 C/W JC –150 –133 –100 – 2 – 2 – 2 – 2 – 2 – 2 – 450 – 425 – ...

Page 6

... ADSPS t 1.5 – 1.5 – ADSCS t 0.5 – 0.5 – ADVH t 0.5 – 0.5 – ADSPH t 0.5 – 0.5 – ADSCH Falling input Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A –133 –100 Min Max Min Max Unit Notes* – 10 – – 4.0 – 5 – 0 – ns 2,3,4 1.5 – 1.5 – – ...

Page 7

... Note: Ý = XOR when MODE = HIGH/No Connect; Ý = ADD when MODE = LOW. BW[a:b] is don’t care. 3/14/01; V.1.0 ® t CYC ADSCH LOAD NEW ADDRESS HZOE t OH ADV INSERTS WAIT STATES Q(A2) Q(A2Ý10) Q(A2Ý01) Q(A2Ý10) Q(A2Ý01) Q(A2Ý11) Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A t HZC Q(A2Ý11) Q(A3) Q(A3Ý01) Q(A3Ý10) Q(A3) Q(A3Ý11) Q(A3Ý01) Q(A3Ý10) t HZC ...

Page 8

... ADV OE Data In D(A1) Note: Ý = XOR when MODE = HIGH/No Connect; Ý = ADD when MODE = LOW. 3/14/01; V.1.0 ® t CYC ADV SUSPENDS BURST D(A2) D(A2Ý01) D(A2Ý01) D(A2Ý10) Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A t ADSCS t ADSCH ADSC LOADS NEW ADDRESS ADVS t ADVH D(A2Ý11) D(A3) D(A3Ý ...

Page 9

... Note: Ý = XOR when MODE = HIGH/No Connect; Ý = ADD when MODE = LOW. 3/14/01; V.1.0 ® t CYC ADVS t ADVH D(A2 HZOE LZC t CD Q(A1) Q(A1) Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A LZOE t OE Q(A3) Q(A3Ý01) Q(A3Ý10) Q(A3Ý11) Q(A3Ý01) Q(A3Ý10) Q(A3Ý11 ...

Page 10

... V = 1.5V L for 3.3V I/ DDQ for 2.5V I/O Figure B: Output load (A) at any given temperature and voltage. LZC Alliance Semiconductor AS7C33256PFS16A AS7C33256PFS18A Thevenin equivalent: +3.3V for 3.3V I/O; +2.5V for 2.5V I/O 317 D OUT 5 pF* 351 GND *including scope and jig capacitance Figure C: Output load( ...

Page 11

... Ordering information –166 MHz AS7C33256PFS16A-166TQC AS7C33256PFS16A-150TQC AS7C33256PFS16A-133TQC AS7C33256PFS16A-100TQC AS7C33256PFS16A-166TQI AS7C33256PFS16A-150TQI AS7C33256PFS18A-166TQC AS7C33256PFS18A-150TQC AS7C33256PFS18A-133TQC AS7C33256PFS18A-100TQC AS7C33256PFS18A-166TQI AS7C33256PFS18A-150TQI Part numbering guide AS7C 33 256 1.Alliance Semiconductor SRAM prefix 2.Operating voltage: 33=3.3V 3.Organization: 256=256K 4.Pipeline-Flowthrough (each device works in both modes) 5.Deselect: S=Single cycle deselect 6.Organization: 16=x16; 18=x18 7 ...

Related keywords