MAX11642EEG+T Maxim Integrated, MAX11642EEG+T Datasheet - Page 5

no-image

MAX11642EEG+T

Manufacturer Part Number
MAX11642EEG+T
Description
Analog to Digital Converters - ADC 16Ch 8-Bit 300ksps w/FIFO & Int Ref
Manufacturer
Maxim Integrated
Datasheet

Specifications of MAX11642EEG+T

Rohs
yes
Number Of Channels
16/8
Architecture
SAR
Conversion Rate
300 KSPs
Resolution
8 bit
Input Type
Single-Ended/Differential
Interface Type
SPI
Operating Supply Voltage
4.75 V to 5.25 V
Maximum Power Dissipation
762 mW
Number Of Converters
1
Voltage Reference
4.096 V
Note 10: This time is defined as the number of clock cycles needed for conversion multiplied by the clock period. If the internal refer-
TIMING CHARACTERISTICS
(V
4.8MHz (external clock 50% duty cycle), V
T
(V
C
SCLK Clock Period
SCLK Pulse-Width High
SCLK Pulse-Width Low
SCLK Fall to DOUT Transition
DIN to SCLK Rise Setup
SCLK Rise to DIN Hold
Low (Note 10)
MAX
LOAD
DD
DD
-0.1
-0.2
Rise to DOUT Disable
Fall to DOUT Enable
Low to SCLK Setup
High to SCLK Setup
High After SCLK Hold
Low After SCLK Hold
or
0.2
0.1
, unless otherwise noted. Typical values are at T
0
= +2.7V to +3.6V (MAX11639/MAX11643), V
= 3V and V
0
= 30pF, f
Pulse-Width Low
ence needs to be powered up, the total time is additive.
PARAMETER
INTEGRAL NONLINEARITY
Rise to
64
OUTPUT CODE (DECIMAL)
vs. OUTPUT CODE
SAMPLE
REF
_______________________________________________________________________________________
= 2.5V (MAX11639/MAX11643), V
128
MAX11638/MAX11642
= 300ksps, T
192
8-Bit, 16-/8-Channel, 300ksps ADCs
SYMBOL
A
t
t
t
t
t
256
t
t
CSPW
= +25°C, unless otherwise noted.)
t
CSH1
CSH0
CSS0
CSS1
with FIFO and Internal Reference
DOD
DOE
t
t
t
DOT
t
t
CP
CH
DS
DH
CL
REF
= 2.5V (MAX11639/MAX11643), V
-0.1
-0.2
0.2
0.1
Externally clocked conversion
Data I/O
C
C
C
CKSEL = 00
CKSEL = 01
Voltage conversion
Reference power-up
0
LOAD
LOAD
LOAD
DD
0
A
= +25°C.) (Note 2) (Figure 1)
= +4.75V to +5.25V (MAX11638/MAX11642), f
= 30pF
= 30pF
= 30pF
DD
INTEGRAL NONLINEARITY
64
OUTPUT CODE (DECIMAL)
vs. OUTPUT CODE
= 5V and V
CONDITIONS
128
MAX11639/MAX11643
Typical Operating Characteristics
REF
192
= 4.096V (MAX11638/MAX11642), f
REF
256
= 4.096V (MAX11638/MAX11642), T
-0.1
-0.2
0.2
0.1
0
0
MIN
208
100
1.4
40
40
40
40
40
40
0
0
0
DIFFERENTIAL NONLINEARITY
SAMPLE
64
OUTPUT CODE (DECIMAL)
vs. OUTPUT CODE
TYP
= 300kHz, f
128
MAX11638/MAX11642
MAX
SCLK
40
40
40
65
4
7
192
A
= 4.8MHz,
= T
UNITS
SCLK
MIN
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
µs
µs
256
to
=
5

Related parts for MAX11642EEG+T