STK12C68-SF45I Cypress Semiconductor Corp, STK12C68-SF45I Datasheet - Page 12

IC NVSRAM 64KBIT 45NS 28SOIC

STK12C68-SF45I

Manufacturer Part Number
STK12C68-SF45I
Description
IC NVSRAM 64KBIT 45NS 28SOIC
Manufacturer
Cypress Semiconductor Corp
Series
-r
Datasheets

Specifications of STK12C68-SF45I

Memory Size
64K (8K x 8)
Package / Case
28-SOIC (8.69mm width)
Format - Memory
RAM
Memory Type
NVSRAM (Non-Volatile SRAM)
Speed
45ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Access Time
45 ns
Supply Voltage (max)
7 V
Supply Voltage (min)
4.5 V
Maximum Operating Current
65 mA
Organization
8 K x 8
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
4.5 V to 5.5 V
Rohs Compliant
YES
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STK12C68-SF45I
Manufacturer:
Simtek
Quantity:
500
Part Number:
STK12C68-SF45I
Manufacturer:
SIMTEK
Quantity:
20 000
Part Number:
STK12C68-SF45ITR
Manufacturer:
CADDOCK
Quantity:
101
Switching Waveforms
Notes
Document Number: 001-51027 Rev. *D
SRAM Write Cycle
t
t
t
t
t
t
t
t
t
t
10. If WE is Low when CE goes Low, the outputs remain in the high impedance state.
11. HSB must be high during SRAM Write cycles.
12. CE or WE must be greater than V
WC
PWE
SCE
SD
HD
AW
SA
HA
HZWE
LZWE
Parameter
Cypress
[9]
[9,10]
ADDRESS
DATA OUT
ADDRESS
DATA OUT
DATA IN
DATA IN
WE
CE
Parameter
CE
WE
t
t
t
t
t
t
t
t
t
t
AVAV
WLWH,
ELWH,
DVWH,
WHDX,
AVWH,
AVWL,
WHAX,
WLQZ
WHQX
t
t
t
t
t
t
t
AVEL
ELEH
AVEH
EHAX
WLEH
DVEH
EHDX
Alt
IH
during address transitions.
PREVIOUS DATA
t
SA
Figure 10. SRAM Write Cycle 2: CE Controlled
Figure 9. SRAM Write Cycle 1: WE Controlled
Write Cycle Time
Write Pulse Width
Chip Enable To End of Write
Data Setup to End of Write
Data Hold After End of Write
Address Setup to End of Write
Address Setup to Start of Write
Address Hold After End of Write
Write Enable to Output Disable
Output Active After End of Write
t
SA
Description
HIGH IMPEDANCE
t
t
AW
PWE
t
AW
t
HZWE
t
t
t
SCE
WC
SCE
t
WC
t
t
SD
HIGH IMPEDANCE
PWE
DATA VALID
DATA VALID
t
SD
Min
25
20
20
10
20
0
0
0
5
25 ns
Max
[11, 12]
[11, 12]
t
10
HA
t
t
t
HD
HD
HA
Min
35
25
25
12
25
0
0
0
5
t
35 ns
LZWE
Max
13
Min
45
30
30
15
30
0
0
0
5
STK12C68
45 ns
Page 12 of 23
Max
14
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback

Related parts for STK12C68-SF45I