ADUC834BSZ Analog Devices Inc, ADUC834BSZ Datasheet - Page 38

• Manufacturer Part Number: ADUC834BSZ
• Description: IC ADC DUAL16/24BIT W/MCU 52MQFP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC834BSZ

• Core Size: 8-Bit
• Program Memory Size: 62KB (62K x 8)
• Oscillator Type: Internal
• Core Processor: 8052
• Speed: 12.58MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: POR, PSM, PWM, Temp Sensor, WDT
• Number Of I /o: 34
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 2.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.25 V
• Data Converters: A/D 3x16b, 4x24b; D/A 1x12b
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 52-MQFP, 52-PQFP
• Controller Family/series: (8052) ADUC
• No. Of I/o's: 26
• Eeprom Memory Size: 62KB
• Ram Memory Size: 2KB
• Cpu Speed: 12.58MHz
• Package: 52MQFP
• Device Core: 8052
• Family Name: ADuC8xx
• Maximum Speed: 12.58 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 26
• Interface Type: I2C/SPI/UART
• On-chip Adc: 4-chx16-bit|4-chx24-bit
• On-chip Dac: 1-chx12-bit
• Number Of Timers: 3
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADuC834
Mode 4: Dual NRZ 16-Bit - DAC
Mode 4 provides a high speed PWM output similar to that of a
Σ-∆ DAC. Typically, this mode will be used with the PWM
clock equal to 12.58 MHz.
In this mode, P1.0 and P1.1 are updated every PWM clock
(80 ns in the case of 12.58 MHz). Over any 65536 cycles (16-bit
PWM) PWM0 (P1.0) is high for PWM0H/L cycles and low for
(65536 – PWM0H/L) cycles. Similarly PWM1 (P1.1) is high for
PWM1H/L cycles and low for (65536 – PWM1H/L) cycles.
If PWM1H is set to 4010H (slightly above one quarter of FS),
then typically P1.1 will be low for three clocks and high for one
clock (each clock is approximately 80 ns). Over every 65536
clocks, the PWM will compromise for the fact that the output
should be slightly above one quarter of full scale by having a
high cycle followed by only two low cycles.
For faster DAC outputs (at lower resolution), write 0s to the
LSBs that are not required with a 1 in the LSB position. If, for
example, only 12-bit performance is required, write “0001” to
the 4 LSBs. This means that a 12-bit accurate Σ-∆ DAC output
can occur at 3 kHz. Similarly, writing 00000001 to the 8 LSBs
gives an 8-bit accurate Σ-∆ DAC output at 49 kHz.
Mode 5: Dual 8-Bit PWM
In Mode 5, the duty cycle of the PWM outputs and the resolu-
tion of the PWM outputs are individually programmable. The
maximum resolution of the PWM output is eight bits.
The output resolution is set by the PWM1L and PWM1H SFRs
for the P1.0 and P1.1 outputs respectively. PWM0L and
PWM0H sets the duty cycles of the PWM outputs at P1.0 and
P1.1, respectively. Both PWMs have the same clock source and
clock divider.
12.583MHz
PWM0H/L = C000H
PWM1H/L = 4000H
16-BIT
16-BIT
16-BIT
16-BIT
Figure 30. PWM Mode 4
LATCH
CARRY OUT AT P1.0
CARRY OUT AT P1.1
16-BIT
16-BIT
80 s
80 s
0
0
1
0
1
0
1
1
0
0
0
1
1
0
–38–
Mode 6: Dual RZ 16-Bit - DAC
Mode 6 provides a high speed PWM output similar to that of a
Σ-∆ DAC. Mode 6 operates very similarly to Mode 4. However,
the key difference is that Mode 6 provides return to zero (RZ)
Σ-∆ DAC output. Mode 4 provides non-return-to-zero Σ-∆ DAC
outputs. The RZ mode ensures that any difference in the rise
and fall times will not affect the Σ-∆ DAC INL. However, the
RZ mode halves the dynamic range of the Σ-∆ DAC outputs from
0→AV
used with a PWM clock divider of 4.
If PWM1H is set to 4010H (slightly above one quarter of FS)
then typically P1.1 will be low for three full clocks (3
high for half a clock (40 ns) and then low again for half a clock
(40 ns) before repeating itself. Over every 65536 clocks, the
PWM will compromise for the fact that the output should be
slightly above one quarter of full scale by leaving the output
high for two half clocks in four every so often.
For faster DAC outputs (at lower resolution), write 0s to the
LSBs that are not required with a 1 in the LSB position. If, for
example, only 12-bit performance is required, write “0001” to
the 4 LSBs. This means that a 12-bit accurate Σ-∆ DAC output
can occur at 3 kHz. Similarly, writing 00000001 to the 8 LSBs
gives an 8-bit accurate Σ-∆ DAC output at 49 kHz.
PWM0H/L = C000H
PWM1H/L = 4000H
3.146MHz
16-BIT
16-BIT
DD
16-BIT
16-BIT
to 0→AV
DD
Figure 31. PWM Mode 5
Figure 32. PWM Mode 6
LATCH
PWM COUNTERS
/2. For best results, this mode should be
CARRY OUT AT P1.0
CARRY OUT AT P1.1
16-BIT
16-BIT
318 s
318 s
0 1
0
0
1
0 1
1
PWM1L
PWM1H
PWM0L
P1.1
PWM0H
0
P1.0
0
0
80 ns),
REV. A
1
0
1
0