ATTINY40-MMHR Atmel, ATTINY40-MMHR Datasheet - Page 123
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATTINY40-MMHR
Manufacturer Part Number
ATTINY40-MMHR
Description
MCU AVR 4KB FLASH 12MHZ 3X3 QFN
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet
1.ATTINY40-MMHR.pdf
(216 pages)
Specifications of ATTINY40-MMHR
Core Processor
AVR
Core Size
8-Bit
Speed
12MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
18
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 123 of 216
- Download datasheet (7Mb)
8263A–AVR–08/10
To enable the SPI module, the PRSPI bit in the Power Reduction Register must be written to
zero. See
The interconnection between Master and Slave CPUs with SPI is shown in
123. The system consists of two shift Registers, and a Master clock generator. The SPI Master
initiates the communication cycle when pulling low the Slave Select SS pin of the desired Slave.
Master and Slave prepare the data to be sent in their respective shift Registers, and the Master
generates the required clock pulses on the SCK line to interchange data. Data is always shifted
from Master to Slave on the Master Out – Slave In, MOSI, line, and from Slave to Master on the
Master In – Slave Out, MISO, line. After each data packet, the Master will synchronize the Slave
by pulling high the Slave Select, SS, line.
When configured as a Master, the SPI interface has no automatic control of the SS line. This
must be handled by user software before communication can start. When this is done, writing a
byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the eight
bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end of
Transmission Flag (SPIF). If the SPI Interrupt Enable bit (SPIE) in the SPCR Register is set, an
interrupt is requested. The Master may continue to shift the next byte by writing it into SPDR, or
signal the end of packet by pulling high the Slave Select, SS line. The last incoming byte will be
kept in the Buffer Register for later use.
When configured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as long
as the SS pin is driven high. In this state, software may update the contents of the SPI Data
Register, SPDR, but the data will not be shifted out by incoming clock pulses on the SCK pin
until the SS pin is driven low. As one byte has been completely shifted, the end of Transmission
Flag, SPIF is set. If the SPI Interrupt Enable bit, SPIE, in the SPCR Register is set, an interrupt
is requested. The Slave may continue to place new data to be sent into SPDR before reading
the incoming data. The last incoming byte will be kept in the Buffer Register for later use.
Figure 16-2. SPI Master-Slave Interconnection
The system is single buffered in the transmit direction and double buffered in the receive direc-
tion. This means that bytes to be transmitted cannot be written to the SPI Data Register before
the entire shift cycle is completed. When receiving data, however, a received character must be
read from the SPI Data Register before the next character has been completely shifted in. Oth-
erwise, the first byte is lost.
In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure
correct sampling of the clock signal, the minimum low and high periods should be:
“PRR – Power Reduction Register” on page
31.
Figure 16-2 on page
SHIFT
ENABLE
123
Related parts for ATTINY40-MMHR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATtiny40](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATTINY40-SU](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC MCU AVR 4K FLASH 20SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY40-XU](/photos/39/70/397036/tssop20_tmb.jpg)
Part Number:
Description:
IC MCU AVR 4K FLASH 20TSSOP
Manufacturer:
Atmel
Datasheet:
![ATTINY40-SUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC MCU AVR 4K FLASH 20SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY40-XUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC MCU AVR 4K FLASH 20TSSOP
Manufacturer:
Atmel
Datasheet:
![ATTINY40-MMH](/photos/30/99/309923/qfn-20_tmb.jpg)
Part Number:
Description:
IC MCU AVR 4KB FLASH 12MHZ 20QFN
Manufacturer:
Atmel
Datasheet:
![ATtiny4](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATTINY4-MAH](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
Microcontrollers (MCU) 512B FL 32B SRAM TIMER ATTINY4 12MHz
Manufacturer:
Atmel
![ATTINY4-TSHR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC MCU AVR 512B FLASH SOT-23-6
Manufacturer:
Atmel
Datasheet:
![ATTINY4-TS8R](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC MCU AVR 512B FLASH SOT-23-6
Manufacturer:
Atmel
Datasheet:
![ATSTK600](/photos/9/20/92038/atstk600_tmb.jpg)
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
![U641B](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
![U4082B](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet: