PIC18F1330-I/SO Microchip Technology, PIC18F1330-I/SO Datasheet - Page 306

• Manufacturer Part Number: PIC18F1330-I/SO
• Description: IC PIC MCU FLASH 4KX16 18SOIC
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F1330-I/SO

• Program Memory Type: FLASH
• Program Memory Size: 8KB (4K x 16)
• Package / Case: 18-SOIC (7.5mm Width)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: UART/USART
• Peripherals: Brown-out Detect/Reset, LVD, POR, PWM, WDT
• Number Of I /o: 16
• Eeprom Size: 128 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: EUSART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 16
• Number Of Timers: 2
• Operating Supply Voltage: 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 4-ch x 10-bit
• Package: 18SOIC W
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 40 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

PIC18F1230/1330
PWM Dead-Time
PWM Duty Cycle .............................................................. 125
PWM Output Override ...................................................... 132
PWM Period ..................................................................... 123
PWM Time Base .............................................................. 114
R
RAM. See Data Memory.
RBIF Bit .............................................................................. 84
RC Oscillator ...................................................................... 17
RC_IDLE Mode .................................................................. 31
RC_RUN Mode .................................................................. 27
RCALL .............................................................................. 237
RCON Register
Reader Response ............................................................ 307
Register File Summary ................................................. 55–57
Registers
DS39758C-page 304
Decrementing the Counter ....................................... 130
Distortion .................................................................. 131
Generators ............................................................... 129
Insertion ................................................................... 129
Ranges ..................................................................... 130
Center-Aligned ......................................................... 127
Complementary Operation ....................................... 128
Edge-Aligned ........................................................... 126
Register Buffers ....................................................... 126
Registers .................................................................. 125
Complementary Mode .............................................. 132
Examples ................................................................. 134
Synchronization ....................................................... 132
Continuous Up/Down Count Modes ......................... 119
Free-Running Mode ................................................. 119
Interrupts .................................................................. 119
Postscaler ................................................................ 119
Prescaler .................................................................. 119
Single-Shot Mode .................................................... 119
RCIO Oscillator Mode ................................................ 17
Bit Status During Initialization .................................... 40
ADCON0 (A/D Control 0) ......................................... 163
ADCON1 (A/D Control 1) ......................................... 164
ADCON2 (A/D Control 2) ......................................... 165
BAUDCON (Baud Rate Control) .............................. 144
CMCON (Comparator Control) ................................ 173
CONFIG1H (Configuration 1 High) .......................... 184
CONFIG2H (Configuration 2 High) .......................... 186
CONFIG2L (Configuration 2 Low) ............................ 185
CONFIG3H (Configuration 3 High) .......................... 188
CONFIG3L (Configuration 3 Low) ............................ 187
CONFIG4L (Configuration 4 Low) ............................ 189
CONFIG5H (Configuration 5 High) .......................... 190
CONFIG5L (Configuration 5 Low) ............................ 190
CONFIG6H (Configuration 6 High) .......................... 191
CONFIG6L (Configuration 6 Low) ............................ 191
CONFIG7H (Configuration 7 High) .......................... 192
CONFIG7L (Configuration 7 Low) ............................ 192
CVRCON (Comparator Voltage
DEVID1 (Device ID 1) .............................................. 193
DEVID2 (Device ID 2) .............................................. 193
DTCON (Dead-Time Control) .................................. 130
EECON1 (EEPROM Control 1) ............................ 67, 76
FLTCONFIG (Fault Configuration) ........................... 137
In Continuous Up/Down Count Mode .............. 120
In Double Update Mode ................................... 122
In Free-Running Mode ..................................... 119
In Single-Shot Mode ........................................ 120
Reference Control) ........................................... 177
Advance Information
RESET ............................................................................. 237
Reset State of Registers .................................................... 40
Resets ........................................................................ 33, 183
RETFIE ............................................................................ 238
RETLW ............................................................................ 238
RETURN .......................................................................... 239
Return Address Stack ........................................................ 46
Return Stack Pointer (STKPTR) ........................................ 47
Revision History ............................................................... 295
RLCF ............................................................................... 239
RLNCF ............................................................................. 240
RRCF ............................................................................... 240
RRNCF ............................................................................ 241
S
SEC_IDLE Mode ............................................................... 30
SEC_RUN Mode ................................................................ 26
SETF ................................................................................ 241
Single-Supply ICSP Programming ................................... 202
Single-Supply ICSP Programming.
SLEEP ............................................................................. 242
Sleep
Software Simulator (MPLAB SIM) ................................... 204
Special Features of the CPU ........................................... 183
Special Function Registers
Stack Full/Underflow Resets .............................................. 48
SUBFSR .......................................................................... 253
SUBFWB ......................................................................... 242
SUBLW ............................................................................ 243
SUBULNK ........................................................................ 253
INTCON (Interrupt Control) ........................................ 89
INTCON2 (Interrupt Control 2) ................................... 90
INTCON3 (Interrupt Control 3) ................................... 91
IPR1 (Peripheral Interrupt Priority 1) ......................... 96
IPR2 (Peripheral Interrupt Priority 2) ......................... 97
IPR3 (Peripheral Interrupt Priority 3) ......................... 97
LVDCON (Low-Voltage Detect Control) .................. 179
OSCCON (Oscillator Control) .................................... 22
OSCTUNE (Oscillator Tuning) ................................... 19
OVDCOND (Output Override Control) ..................... 134
OVDCONS (Output State) ....................................... 134
PIE1 (Peripheral Interrupt Enable 1) .......................... 94
PIE2 (Peripheral Interrupt Enable 2) .......................... 95
PIE3 (Peripheral Interrupt Enable 3) .......................... 95
PIR1 (Peripheral Interrupt Request (Flag) 1) ............. 92
PIR2 (Peripheral Interrupt Request (Flag) 2) ............. 93
PIR3 (Peripheral Interrupt Request (Flag) 3) ............. 93
PTCON0 (PWM Timer Control 0) ............................ 116
PTCON1 (PWM Timer Control 1) ............................ 116
PWMCON0 (PWM Control 0) .................................. 117
PWMCON1 (PWM Control 1) .................................. 118
RCON (Reset Control) ......................................... 34, 98
RCSTA (Receive Status and Control) ..................... 143
STATUS .................................................................... 58
STKPTR (Stack Pointer) ............................................ 47
T0CON (Timer0 Control) ......................................... 101
T1CON (Timer1 Control) ......................................... 105
TXSTA (Transmit Status and Control) ..................... 142
WDTCON (Watchdog Timer Control) ...................... 195
Brown-out Reset (BOR) ........................................... 183
Oscillator Start-up Timer (OST) ............................... 183
Power-on Reset (POR) ............................................ 183
Power-up Timer (PWRT) ......................................... 183
Associated Registers ................................................. 46
OSC1 and OSC2 Pin States ...................................... 23
Map ............................................................................ 54
© 2007 Microchip Technology Inc.