Z8F082AHH020SG2156 Zilog, Z8F082AHH020SG2156 Datasheet - Page 150

no-image

Z8F082AHH020SG2156

Manufacturer Part Number
Z8F082AHH020SG2156
Description
IC ENCORE XP MCU FLASH 8K
Manufacturer
Zilog
Series
Encore!® XP®r
Datasheet

Specifications of Z8F082AHH020SG2156

Core Processor
Z8
Core Size
8-Bit
Speed
20MHz
Connectivity
IrDA, UART/USART
Peripherals
Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT
Number Of I /o
17
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
20-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
Q5278375
MULT
Multiply
MULT dst
UM012811-0904
Mnemonic
MULT
Operation
Description
Flags
Attributes
Escaped Mode Addressing
Example
dst[15:0]
This instruction performs a multiplication of two unsigned 8-bit values with an unsigned
16-bit result. The 16-bit result replaces the two 8-bit values in the Register Pair.
Using Escaped Mode Addressing, address mode RR can specify a Working Register Pair.
If the high nibble of the source or destination address is
Pair is inferred. For example, if Working Register Pair R12 and R13 (with base address
CH
To access Register Pairs with addresses
RP[7:4], to
C
Z
S
V
D
H
Destination
RR1
) is the desired destination operand, use
Using Escaped Mode Addressing, if Working Register R4 contains the value
Working Register R5 contains the value
MULT E4H
Object Code: F4 E4
Unaffected.
Unaffected.
Unaffected.
Unaffected.
Unaffected.
Unaffected.
EH
dst[15:8] * dst[7:0]
or use indirect addressing.
Opcode (Hex)
F4
Operand 1
RR1
E0H
ECH
to
53H
EFH
as the destination operand in the opcode.
, the statement:
, either set the Working Group Pointer,
eZ8 CPU Instruction Set Description
EH
Operand 2
(1110B), a Working Register
Operand 3
User Manual
eZ8 CPU
86H
and
140

Related parts for Z8F082AHH020SG2156