MC908MR8MPE Freescale Semiconductor, MC908MR8MPE Datasheet - Page 129

no-image

MC908MR8MPE

Manufacturer Part Number
MC908MR8MPE
Description
IC MCU 8BIT 8K FLASH 28-PDIP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908MR8MPE

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
LVD, POR, PWM
Number Of I /o
12
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
8.6.2 PLL Bandwidth Control Register
MC68HC908MR8 — Rev 4.1
Freescale Semiconductor
The PLL bandwidth control register:
AUTO — Automatic Bandwidth Control Bit
LOCK — Lock Indicator Bit
Reset:
dress:
Read:
Write:
Ad-
This read/write bit selects automatic or manual bandwidth control.
When initializing the PLL for manual operation (AUTO = 0), clear the
ACQ bit before turning on the PLL. Reset clears the AUTO bit.
When the AUTO bit is set, LOCK is a read-only bit that becomes set
when the VCO clock, CGMVCLK, is locked (running at the
programmed frequency). When the AUTO bit is clear, LOCK reads as
logic 0 and has no meaning. Reset clears the LOCK bit.
1 = Automatic bandwidth control
0 = Manual bandwidth control
1 = VCO frequency correct or locked
0 = VCO frequency incorrect or unlocked
Selects automatic or manual (software-controlled) bandwidth
control mode
Indicates when the PLL is locked
In automatic bandwidth control mode, indicates when the PLL is in
acquisition or tracking mode
In manual operation, forces the PLL into acquisition or tracking
mode
$005D
Figure 8-6. PLL Bandwidth Control Register (PBWC)
AUTO
Bit 7
R
0
Clock Generator Module (CGM)
= Reserved
LOCK
R
6
0
ACQ
5
0
XLD
4
0
R
3
0
0
Clock Generator Module (CGM)
R
2
0
0
CGM Registers
R
1
0
0
Technical Data
Bit 0
R
0
0
129

Related parts for MC908MR8MPE