ATMEGA64-16MC Atmel, ATMEGA64-16MC Datasheet - Page 270

no-image

ATMEGA64-16MC

Manufacturer Part Number
ATMEGA64-16MC
Description
IC AVR MCU 64K 16MHZ COM 64-QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA64-16MC

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
64-MLF®, 64-QFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
ATmega64
Boundary-scan
Order
2490Q–AVR–06/10
Table 106
selected as data path. Bit 0 is the LSB; the first bit scanned in, and the first bit scanned out. The
scan order follows the pinout order as far as possible. Therefore, the bits of Port A are scanned
in the opposite bit order of the other ports. Exceptions from the rules are the scan chains for the
analog circuits, which constitute the most significant bits of the scan chain regardless of which
physical pin they are connected to. In
corresponds to FF1, and PXn. Pullup_enable corresponds to FF2. Bit 2, 3, 4, and 5 of Port C is
not in the scan chain, since these pins constitute the TAP pins when the JTAG is enabled.
Table 106. ATmega64 Boundary-scan Order
Bit Number
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
shows the Scan order between TDI and TDO when the Boundary-scan Chain is
Signal Name
AC_IDLE
ACO
ACME
AINBG
COMP
PRIVATE_SIGNAL1
ACLK
ACTEN
PRIVATE_SIGNAL2
ADCBGEN
ADCEN
AMPEN
DAC_9
DAC_8
DAC_7
DAC_6
DAC_5
DAC_4
DAC_3
DAC_2
DAC_1
DAC_0
EXTCH
G10
G20
GNDEN
HOLD
IREFEN
MUXEN_7
(1)
(2)
Figure
Module
Comparator
ADC
127, PXn, Data corresponds to FF0, PXn. Control
ATmega64(L)
270

Related parts for ATMEGA64-16MC