AT90CAN128-16AI Atmel, AT90CAN128-16AI Datasheet - Page 97

• Manufacturer Part Number: AT90CAN128-16AI
• Description: IC MCU AVR FLASH 128K 64TQFP
• Manufacturer: Atmel
• Series: AVR® 90CANr

Specifications of AT90CAN128-16AI

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: CAN, EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP, 64-VQFP
• For Use With: ATDVK90CAN1 - KIT DEV FOR AT90CAN128 MCU
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

7679H–CAN–08/08
T3
T1
T0
Figure 11-1. T3/T1/T0 Pin Sampling
The synchronization and edge detector logic introduces a delay of 2.5 to 3.5 system clock cycles
from an edge has been applied to the T3/T1/T0 pin to the counter is updated.
Enabling and disabling of the clock input must be done when T3/T1/T0 has been stable for at
least one system clock cycle, otherwise it is a risk that a false Timer/Counter clock pulse is
generated.
Each half period of the external clock applied must be longer than one system clock cycle to
ensure correct sampling. The external clock must be guaranteed to have less than half the sys-
tem clock frequency (f
sampling, the maximum frequency of an external clock it can detect is half the sampling fre-
quency (Nyquist sampling theorem). However, due to variation of the system clock frequency
and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is
recommended that maximum frequency of an external clock source is less than f
An external clock source can not be prescaled.
Figure 11-2. Prescaler for Timer/Counter3, Timer/Counter1 and Timer/Counter0
Note:
Synchronization
Synchronization
Synchronization
CS00
CS01
CS02
1. The synchronization logic on the input pins (
Tn
clk
I/O
TIMER/COUNTER0 CLOCK SOURCE
0
PSR310
CK
D
LE
ExtClk
clk
T0
Q
< f
clk_I/O
Synchronization
D
/2) given a 50/50 % duty cycle. Since the edge detector uses
Q
CS10
CS11
CS12
Clear
TIMER/COUNTER1 CLOCK SOURCE
0
T0/T1/T3)
10-BIT T/C PRESCALER
clk
T1
AT90CAN32/64/128
is shown in
D
CS30
CS31
CS32
Q
Figure
Edge Detector
TIMER/COUNTER3 CLOCK SOURCE
0
11-1.
clk_I/O
(1)
clk
T3
/2.5.
Tn_sync
(To Clock
Select Logic)
97