EP9301-CQ Cirrus Logic Inc, EP9301-CQ Datasheet - Page 492

IC ARM920T MCU 166MHZ 208-LQFP

EP9301-CQ

Manufacturer Part Number
EP9301-CQ
Description
IC ARM920T MCU 166MHZ 208-LQFP
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9301-CQ

Core Processor
ARM9
Core Size
16/32-Bit
Speed
166MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
19
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 5x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
208-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Other names
598-1248

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9301-CQ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUS
Quantity:
3 390
Part Number:
EP9301-CQZ
Quantity:
1
Part Number:
EP9301-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
EP9301-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
12
PCCommon
12-14
Static Memory Controller
EP93xx User’s Guide
WC
31
15
Address: 0x8008_0024 - Read/Write
Default: 0x0000_0000
Definition: PC Card Common register
Bit Descriptions:
30
14
RSVD
29
13
28
12
HA:
PA:
RSVD:
WC:
AC:
RSVD
27
11
26
10
HC
Copyright 2007 Cirrus Logic
25
9
The data strobe assertion time is specified by (AA+1)
HCLK cycles. For example, if AA = 0x10, the data strobe
assertion time is 16 + 1 = 17 cycles of HCLK
Attribute space Hold time - Read/Write
The value written to this field specifies the minimum
‘number of HCLK cycles, minus 1’ between de-asserting
the data strobe, MCDAENn
strobe, MCADENn.
The Hold time is specified by (HA +1) HCLK cycles. For
example, if HA = 0xC, the Hold time is 12 + 1 = 13 cycles
of HCLK.
Attribute space setup time - Read/Write
The value written to this field specifies the ‘number of
HCLK cycles, minus 1’ that the address strobe,
MCADENn, is set up before assertion of the data strobe,
MCDAENn.
The Setup time is specified by (PA+1) HCLK cycles. For
example, if PA = 0x25, the Setup time is 37 + 1 = 38 cycles
of HCLK.
Reserved - Unknown During Read
Common Space Width - Read/Write
The value written to this bit specifies the bus-width of the
Common space:
0 - 8-bit wide Common space
1 - 16-bit wide Common space
Common Space Access time - Read/Write
24
8
23
7
22
6
21
5
,
and de-asserting the address
20
4
AC
PC
19
3
18
2
17
1
DS785UM1
16
0

Related parts for EP9301-CQ