MC68HC908AP8CB Freescale Semiconductor, MC68HC908AP8CB Datasheet - Page 120

no-image

MC68HC908AP8CB

Manufacturer Part Number
MC68HC908AP8CB
Description
IC MCU 8K FLASH 8MHZ 42SDIP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908AP8CB

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, IRSCI, SCI, SPI
Peripherals
LED, LVD, POR, PWM
Number Of I /o
32
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
42-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Monitor ROM (MON)
8.3.2 Data Format
Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format.
Transmit and receive baud rates must be identical.
8.3.3 Break Signal
A start bit (logic 0) followed by nine logic 0 bits is a break signal. When the monitor receives a break signal,
it drives the PTA0 pin high for the duration of two bits and then echoes back the break signal.
8.3.4 Baud Rate
The communication baud rate is controlled by the crystal frequency and the state of the PTB0 pin (when
IRQ1 is set to V
PTB0 pin is at logic 0 upon entry into monitor mode, the divide by ratio is 512.
If monitor mode was entered with V
This condition for monitor mode entry requires that the reset vector is blank.
Table 8-3
standard baud rates can be accomplished using proportionally higher or lower frequency generators. If
using a crystal as the clock source, be aware of the upper frequency limit that the internal clock module
can handle.
120
lists external frequencies required to achieve a standard baud rate of 9600 BPS. Other
START
TST
BIT
4.9152 MHz
9.8304 MHz
9.8304 MHz
Frequency
32.768 kHz
External
) upon entry into monitor mode. When PTB0 is high, the divide by ratio is 1024. If the
0
BIT 0
1
2
MISSING STOP BIT
BIT 1
3
Table 8-3. Monitor Baud Rate Selection
MC68HC908AP Family Data Sheet, Rev. 4
4
DD
Figure 8-3. Monitor Data Format
IRQ1
BIT 2
V
V
V
V
Figure 8-4. Break Transaction
TST
TST
DD
SS
5
on IRQ1, then the divide by ratio is set at 1024, regardless of PTB0.
6
BIT 3
7
PTB0
X
X
0
1
BIT 4
BIT 5
2-STOP BIT DELAY BEFORE ZERO ECHO
2.4576 MHz
2.4576 MHz
2.4576 MHz
2.4576 MHz
Frequency
Internal
BIT 6
0
1
BIT 7
2
3
STOP
BIT
4
Baud Rate
5
START
NEXT
(BPS)
9600
9600
9600
9600
BIT
6
Freescale Semiconductor
7

Related parts for MC68HC908AP8CB