XRT91L31IQ-F Exar Corporation, XRT91L31IQ-F Datasheet - Page 2

• Manufacturer Part Number: XRT91L31IQ-F
• Description: IC TXRX SONET/SDH 8BIT 64QFP
• Manufacturer: Exar Corporation
• Type: Transceiverr

Specifications of XRT91L31IQ-F

• Package / Case: 64-QFP
• Input: LVCMOS, LVPECL, LVTTL
• Output: LVCMOS, LVPECL, LVTTL
• Frequency - Max: 77.76MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Frequency-max: 77.76MHz
• Product: Framer
• Number Of Transceivers: 1
• Data Rate: 155.52 Mbps
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current (max): 240 mA or 270 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 1016-1361

XRT91L31
STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Targeted for SONET STS-12/STS-3 and SDH STM-4/STM-1 Applications
Selectable full duplex operation between STS-12/STM-4 standard rate of 622.08 Mbps or STS-3/STM-1
155.52 Mbps
Single-chip fully integrated solution containing parallel-to-serial converter, clock multiplier unit (CMU), serial-
to-parallel converter, clock data recovery (CDR) functions, and a SONET/SDH frame and byte boundary
detection circuit
Ability to disable and bypass onchip CDR for external based received reference clock recovery thru
Differential LVPECL input pins XRXCLKIP/N
8-bit LVTTL parallel data bus paths running at 77.76 Mbps in STS-12/STM-4 or 19.44 Mbps in STS-3/STM-1
mode of operation
Uses Differential LVPECL or Single-Ended LVTTL CMU reference clock frequencies of either 19.44 MHz or
77.76 MHz for both STS-12/STM-1 or STS-3/STM-1 operations
Optional use of 77.76 MHz Single-Ended LVTTL input for independent CDR reference clock operation
Able to Detect and Recover SONET/SDH frame boundary and byte align received data on the parallel bus
Diagnostics features include LOS monitoring and automatic received data mute upon LOS
Provides Local, Remote and Split Loop-Back modes as well as Loop Timing mode
Optional flexibility to re-configure the transmit parallel bus clock output to a clock input and accept timing
signal from the framer/mapper device to permit the framer/mapper device time domain to be synchronized
with the transceiver transmit timing.
Meets Telcordia, ANSI and ITU-T G.783 and G.825 SDH jitter requirements including T1.105.03 - 2002
SONET Jitter Tolerance specification, Bellcore TR-NWT-000253 and GR-253-CORE, GR-253 ILR SONET
Jitter specifications.
Complies with ANSI/TIA/EIA-644 and IEEE P1596.3 3.3V LVDS standard, 3.3V LVPECL, and JESD 8-B
LVTTL and LVCMOS standard.
Operates at 3.3V with 3.3V I/O
Less than 660mW in STS-3/STM-1 mode or 800mW in STS-12/STM-4 mode Typical Power Dissipation
Package: 10 x 10 x 2.0 mm 64-pin QFP
2
REV. 1.0.2