UJA1061TW/5V0/C/T/ NXP Semiconductors, UJA1061TW/5V0/C/T/ Datasheet - Page 23

no-image

UJA1061TW/5V0/C/T/

Manufacturer Part Number
UJA1061TW/5V0/C/T/
Description
IC CAN/LIN FAIL-SAFE HS 32HTSSOP
Manufacturer
NXP Semiconductors
Datasheets

Specifications of UJA1061TW/5V0/C/T/

Package / Case
32-TSSOP Exposed Pad, 32-eTSSOP, 32-HTSSOP
Applications
Automotive Networking
Interface
CAN, LIN
Voltage - Supply
5.5 V ~ 27 V
Mounting Type
Surface Mount
Product
Controller Area Network (CAN)
Number Of Transceivers
2
Supply Voltage (max)
27 V, 52 V
Supply Voltage (min)
5.5 V
Supply Current (max)
10 mA, 25 mA
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935288866512
NXP Semiconductors
UJA1061_6
Product data sheet
6.7.4.3 GND shift detection
6.8.1.1 Active mode
6.8.1 Mode control
6.8 LIN transceiver
The SBC can detect ground shifts in reference to the CAN bus. Two different ground shift
detection levels can be selected with the GSTHC bit in the System Configuration register.
The failure can be read out in the System Diagnosis register. Any detected or recovered
GND shift event is signalled with an interrupt, if enabled.
The integrated LIN transceiver of the UJA1061 is a LIN 2.0 compliant transceiver. The
transceiver has the following features:
The controller of the LIN transceiver provides two modes of operation: Active mode and
Off-line mode; see
current, but wake-up events will be recognized by the separate wake-up receiver.
In Active mode the LIN transceiver can transmit data to and receive data from the LIN bus.
To enter Active mode the LMC bit must be set in the Physical Layer Control register and
the SBC must be in Normal mode or Flash mode.
Fig 9.
SAE J2602 compliant and compatible with LIN revision 1.3
Fail-safe LIN termination to BAT42 via dedicated RTLIN pin
Enhanced error handling and reporting of bus and TXD failures; these failures are
separately identified in the System Diagnosis register
States LIN transceiver
All information provided in this document is subject to legal disclaimers.
Figure
power-on
Normal or Flash mode
Rev. 06 — 9 March 2010
AND LMC = 1
SBC enters
9. In Off-line mode the transmitter and receiver do not consume
transmitter: ON/OFF (LTC)
RXDL: wake-up status
RTLIN: 75 μA/OFF
RTLIN: ON/75 μA
receiver: wake-up
RXDL: bitstream
transmitter: OFF
Fault-tolerant CAN/LIN fail-safe system basis chip
Off-line mode
Active mode
receiver: ON
Restart or Fail-safe mode
Stand-by, Start-up,
OR LMC = 0
SBC enters
Fail-safe mode
SBC enters
001aad184
UJA1061
© NXP B.V. 2010. All rights reserved.
23 of 77

Related parts for UJA1061TW/5V0/C/T/