UJA1061TW/5V0/C/T/ NXP Semiconductors, UJA1061TW/5V0/C/T/ Datasheet - Page 3

no-image

UJA1061TW/5V0/C/T/

Manufacturer Part Number
UJA1061TW/5V0/C/T/
Description
IC CAN/LIN FAIL-SAFE HS 32HTSSOP
Manufacturer
NXP Semiconductors
Datasheets

Specifications of UJA1061TW/5V0/C/T/

Package / Case
32-TSSOP Exposed Pad, 32-eTSSOP, 32-HTSSOP
Applications
Automotive Networking
Interface
CAN, LIN
Voltage - Supply
5.5 V ~ 27 V
Mounting Type
Surface Mount
Product
Controller Area Network (CAN)
Number Of Transceivers
2
Supply Voltage (max)
27 V, 52 V
Supply Voltage (min)
5.5 V
Supply Current (max)
10 mA, 25 mA
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935288866512
NXP Semiconductors
UJA1061_6
Product data sheet
2.4 Power management
2.5 Fail-safe features
Smart operating modes and power management modes
Cyclic wake-up capability in Standby and Sleep modes
Local wake-up input with cyclic supply feature
Remote wake-up capability via the CAN-bus and LIN-bus
External voltage regulators can easily be incorporated in the power supply system
(flexible and fail-safe)
42 V battery-related high-side switch for driving external loads such as relays and
wake-up switches
Intelligent maskable interrupt output
Safe and predictable behavior under all conditions
Programmable fail-safe coded window and time-out watchdog with on-chip oscillator,
guaranteeing autonomous fail-safe system supervision
Fail-safe coded 16-bit SPI interface for the microcontroller
Global enable pin for the control of safety-critical hardware
Detection and detailed reporting of failures:
Rigorous error handling based on diagnostics
23 bits of access-protected RAM is available e.g. for logging of cyclic problems
Reporting in a single SPI message; no assembly of multiple SPI frames needed
limp-home output signal for activating application hardware in case system enters
Fail-safe mode (e.g. for switching on warning lights)
Fail-safe coded activation of Software development mode and Flash mode
Unique SPI readable device type identification
Software-initiated system reset
On-chip oscillator failure and watchdog alerts
Voltage regulator undervoltages
CAN and LIN-bus failures (short-circuits and open-circuit bus wires)
TXD and RXD clamping situations and short-circuits
Clamped or open reset line
SPI message errors
Overtemperature warning
ECU ground shift (two selectable thresholds)
All information provided in this document is subject to legal disclaimers.
Rev. 06 — 9 March 2010
Fault-tolerant CAN/LIN fail-safe system basis chip
UJA1061
© NXP B.V. 2010. All rights reserved.
3 of 77

Related parts for UJA1061TW/5V0/C/T/