A2F200M3F-1FGG256 Actel, A2F200M3F-1FGG256 Datasheet - Page 69
![FPGA - Field Programmable Gate Array 200K System Gates SmartFusion](/photos/16/14/161496/lpsilverchip_sml.jpg)
A2F200M3F-1FGG256
Manufacturer Part Number
A2F200M3F-1FGG256
Description
FPGA - Field Programmable Gate Array 200K System Gates SmartFusion
Manufacturer
Actel
Datasheet
1.A2F500M3G-FGG256.pdf
(192 pages)
Specifications of A2F200M3F-1FGG256
Processor Series
A2F200
Core
ARM Cortex M3
Number Of Logic Blocks
8
Maximum Operating Frequency
120 MHz
Number Of Programmable I/os
117
Data Ram Size
4608 bit
Delay Time
200 ns
Supply Voltage (max)
3.6 V
Supply Current
3 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
A2F-Eval-Kit, A2F-Dev-Kit, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
200000
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A2F200M3F-1FGG256
Manufacturer:
ACT
Quantity:
36
Company:
Part Number:
A2F200M3F-1FGG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
A2F200M3F-1FGG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
- Current page: 69 of 192
- Download datasheet (10Mb)
Timing Characteristics
Table 2-77 • Combinatorial Cell Propagation Delays
VersaTile Specifications as a Sequential Module
The SmartFusion library offers a wide variety of sequential cells, including flip-flops and latches. Each
has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented
for a representative sample from the library. For more details, refer to the
and SmartFusion Macro Library
Figure 2-25 • Sample of Sequential Cells
Combinatorial Cell
INV
AND2
NAND2
OR2
NOR2
XOR2
MAJ3
XOR3
MUX2
AND3
Note:
For specific junction temperature and voltage supply levels, refer to
derating values.
Worst Commercial-Case Conditions: T
Data
Data
CLK
CLK
CLR
D
D
Y = MAJ(A, B, C)
Y = A
DFN1C1
Y = A !S + B S
DFN1
Guide.
Y = A · B · C
Y = !(A + B)
Y = !(A · B)
Y = A
Equation
Y = A + B
Y = A · B
Y = !A
⊕
Q
Q
⊕
B
⊕
B
Out
R e v i s i o n 6
Out
C
Parameter
J
= 85°C, Worst-Case VCC = 1.425 V
t
t
t
t
t
t
t
t
t
t
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
Data
Data
CLK
CLK
PRE
SmartFusion Intelligent Mixed Signal FPGAs
En
En
D
D
DFI1E1P1
DFN1E1
0.41
0.48
0.48
0.49
0.49
0.75
0.71
0.89
0.51
0.57
–1
IGLOO/e, Fusion, ProASIC3/E,
Q
Q
Table 2-7 on page 2-9
Out
Out
0.49
0.57
0.57
0.59
0.59
0.90
0.85
1.07
0.62
0.68
Std.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2- 57
for
Related parts for A2F200M3F-1FGG256
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![A2F200M3F-FGG256](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
A2F200M3F-FGG256
Manufacturer:
Actel
Datasheet:
![A2F200M3F-CSG288](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
CSP 288/C/200000 GATES 256KB 80 MHz
Manufacturer:
Actel
Datasheet:
![A2F200M3F-FG256](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPBGA 256/C/200000 GATES 256KB 80 MHz
Manufacturer:
Actel
Datasheet:
![A2F200M3F-FG484](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
Manufacturer:
Actel
Datasheet: