D2-24044-MR-T Intersil, D2-24044-MR-T Datasheet - Page 10

• Manufacturer Part Number: D2-24044-MR-T
• Description: IC DGTL AMP AUDIO PWR D 38HTSSOP
• Manufacturer: Intersil
• Series: D2Audio™r
• Type: Class Dr

Specifications of D2-24044-MR-T

• Output Type: 2-Channel (Stereo) or 4-Channel (Quad)
• Max Output Power X Channels @ Load: 30W x 2 @ 8 Ohm
• Voltage - Supply: 9 V ~ 26 V
• Mounting Type: Surface Mount
• Package / Case: 38-TFSOP (0.173", 4.40mm Width) Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Functional Overview
The devices include four independent output stages
(Figure 9) that are each implemented using a high side
(to positive VDDHV supply) and a low side (to HV supply
ground) FET pair. Drivers and overcurrent monitoring are
included in each of these four output stages. Depending
on the selected configuration mode, these four stages
can be used independently as single half-bridge outputs,
or as pairs for full-bridge outputs.
Digital PWM inputs are connected to the PWM input pins,
where their signals are routed through the configuration
select logic to the individual output FETs and drivers.
On-chip temperature and undervoltage monitoring, and
individual per-output current monitoring provides
protection and status reporting outputs to the system
controller.
Upon application of power, the on-chip voltage sensors
monitor presence of the required power voltages. Until all
voltages are at their design specifications, the outputs
remain off and floating.
After supply voltages are within limits and stable, the
output configuration is set by the logic levels at the
OCFG0 and OCFG1 input pins, and the PWM inputs are
routed to their appropriate output stage FETs.
Output Options
The D2-24044 devices provide four configuration options
for the outputs. These options are selected by strapping
the OCFG0 and OCFG1 pins high or low. These defined
configurations include:
• 2 Channels of Full Bridge, 4-Quadrant Outputs,
• 2 Channels of Full Bridge, 2-Quadrant Outputs
• 4 Channels of Half-Bridge Outputs
• 2 Channels Half-Bridge, Plus 1 Channel Full Bridge
When a configuration is set that includes a full-bridge
output, each input channel’s PWM input signal is routed
to the high and low side FETs, appropriate for that full
bridge operation. Note however, that the device can be
configured as 4 independent half-bridge outputs (using
PWM DRIVE
PWM DRIVE
HIGH-SIDE
LOW SIDE
nERROR
FIGURE 9. OUTPUT STAGE
HSBSA
10
HIGH
SIDE
FET
LOW
SIDE
FET
OVERCURRENT
(GND)
(+)
OUT
HVDD
HGND
D2-24044
mode “11” as described in the configuration assignment
table on page 14) and two of those outputs can be used
in a full bridge configuration, simply by connecting the
appropriate PWM input pins to the input source. This
allows flexibility in applications where combinations may
be desired other than the four defined by the output
configuration modes.
Power Supply Requirements
The device operates from two supply voltages:
• PWMVDD is a nominal 3.3V supply voltage, and
• HVDD (HVDD[A:D], and VDDHV) is the “high
Individual HVDD and its ground (HGND) pins are
included for each of the four power stage outputs,
providing channel isolation and low impedance source
connections to each of the outputs. A separate VDDHV
pin is used for the output drivers, and is the source for
the on-chip regulated 5V source needed for the drivers.
All the HVDD/VDDHV pins connect to the same voltage
source.
PWMVDD is the reference for the PWM inputs and device
control logic, and is the same voltage as used by the
PWM/system controller.
High Side Gate Drive Voltage
An on-chip bootstrap circuit provides the high-side gate
drive voltage used by each output stage. A pin is
included for each output channel (HSBS[A:D]) for
connection of a capacitor (nominal, 0.22μF/50V) from
this pin to that channel’s PWM output. The charge
pumping actions uses this capacitor to filter and hold this
gate drive voltage, and enables amplifier operation
without need of connection to an additional power supply
voltage.
Supply Bypass Connection
Power supply bypass capacitors should be connected
across each of the power supply connection pins, as:
• Four HVDD power pins and their respective HGND
• A 0.1μF capacitor also is to connect at the VDDHV
• The PWMVDD power pin should include a 1μF and
REG5V
The on-chip gate drive power supply operates from the
VDDHV power input, to produce the 5V supply voltage.
The REG5V pin is used for external capacitor connection
to filter this regulated voltage. A 1.0μF and 0.1μF
capacitor should be connected to this pin, and the
connection should be made as close as practical to the
pin. No other connection is to be made to this pin.
operates the logic and control.
voltage” used for operating the output power stages.
ground pins. These should be a parallel combination
of a nominal 100μF and 0.1μF capacitors, located as
close as possible to the HVDD/HGND pin pair.
pin.
0.1μF capacitor.
September 3, 2010
FN7678.0