ADXL180WCPZ-RL Analog Devices Inc, ADXL180WCPZ-RL Datasheet
ADXL180WCPZ-RL
Specifications of ADXL180WCPZ-RL
Related parts for ADXL180WCPZ-RL
ADXL180WCPZ-RL Summary of contents
Page 1
FEATURES Wide sensor range 500 g Adjustable filter bandwidth: 100 Hz to 800 Hz Configurable communication protocol 2-wire, current mode bus interface Selectable sensor data resolution: 8 bit or 10 bit Continuous auto-zero Fully differential sensor and ...
Page 2
ADXL180 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 3 Specifications ..................................................................................... 4 Absolute Maximum Ratings ............................................................ 7 ESD Caution .................................................................................. 7 Pin Configuration and Function Descriptions ...
Page 3
FC[1:0] .......................................................................................... 53 RG[2:0] ......................................................................................... 53 MD[1:0] ........................................................................................ 54 SYEN ............................................................................................. 55 AZE ............................................................................................... 55 ERC ............................................................................................... 55 DAT ............................................................................................... 55 REVISION HISTORY 11/08—Rev Rev. A Added Data Transmission Section ................................................ 15 Added New Figure 10, Renumbered Sequentially ...
Page 4
ADXL180 SPECIFICATIONS T = −40°C to +125°C, V − 5 14 Table 1. 1 Parameter Symbol SENSOR Scale Factor 50 g Range 8-Bit Data 10-Bit Data 100 g Range 8-Bit Data ...
Page 5
Parameter Symbol REGULATOR VOLTAGE MONITOR Regulator Operating Voltage V DD Power-Up Reset Voltage V PUR Overvoltage Level V OV Reset Hysteresis Voltage V HYST COMMUNICATIONS INTERFACE Quiescent (Idle) Current I LDLE Modulation Current I MOD Signal Current I SIG ...
Page 6
ADXL180 1 Parameter Symbol 2 ASYNCHRONOUS MODE TIMING Message Transmission Period Phase 2, Mode 0 t PM0 All Other Phases and Modes t P Initialization State (Phase Device Data State (Phase 2) Mode 0 t DD0 Mode ...
Page 7
ABSOLUTE MAXIMUM RATINGS Table 2. Parameter Rating Supply Voltage (V − −0 + Voltage at Any Pin with −0 Respect to V Except Storage Temperature Range −55°C ...
Page 8
ADXL180 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS V V Table 4. Pin Function Descriptions Pin No. Mnemonic Description 1 NC Reserved for Analog Devices, Inc., Use Only Reserved for Analog Devices Use Only. Do not connect ...
Page 9
TERMINOLOGY Full-Scale Range (FSR) The full-scale range of a device, also referred to as the dynamic range, is the maximum and minimum g level that reports on the output following the internal filtering reference, there is usually a ...
Page 10
ADXL180 THEORY OF OPERATION OVERVIEW The ADXL180 is a complete satellite system, including acceleration sensor, data filtering, digital protocol functionality, and a 2-wire, high-voltage, current-modulated bus interface communications port. ACCELERATION SENSOR The ADXL180 provides a fully differential sensor structure and ...
Page 11
SIGNAL PROCESSING The ADXL180 contains an on-board set of signal processing blocks both prior to and after ADC conversion. The first stage is a fully differential, switched capacitor, low-pass, three-pole Bessel filter. Range scaling is also handled in one of ...
Page 12
ADXL180 User-Programmed Configuration At each of these previously described points in the system, the ADXL180 is highly configurable for different applications. The organization and configurable items are briefly described in this section but are covered in depth in the remainder ...
Page 13
PHYSICAL INTERFACE APPLICATION CIRCUIT A typical application circuit is shown in Figure 6. The two capa- citors shown in Figure 6 are typically ceramic, X7R, multilayer SMT capacitors. Maximum recommended values of ESR and ESL are 250 mΩ and 2 ...
Page 14
ADXL180 MANCHESTER DATA ENCODING To encode data within the current modulation, the ADXL180 uses Manchester encoding. Manchester encoding works on the principle of transitions representing binary 1s and 0s, as shown in Figure 8. Manchester encoding uses a set of ...
Page 15
COMMUNICATIONS TIMING AND BUS TOPOLOGIES DATA TRANSMISSION The analog data (available to the user by enabling the V output) is sampled every 228 μs when the device is configured to run asynchronously. In synchronous operation, an ADC conversion is triggered ...
Page 16
ADXL180 INPUT n ACCELERATION –2 SYNC PULSE ADC CONVERSION (PERFORMED AFTER SYNC PULSE DETECTION) ADXL180 RETURN CURRENT DIGITAL WAVEFORM ASYNCHRONOUS COMMUNICATION ADC SAMPLE t ADC I LOOP CURRENT MOD I IDLE DURING PHASE 2, MODE 0 ...
Page 17
CENTER MODULE DEVICE 1 Figure 13. Asynchronous Point-To-Point Topology SYNCHRONOUS COMMUNICATION The ADXL180 data transmission can be synchronized to the control module. This synchronization is accomplished by the control module generating a synchronization pulse to the ...
Page 18
ADXL180 NO DETECT CASE DETECT CASE V SPT V SPND BUS V VOLTAGE SP t SYNCH SPD DETECT/ BLANKING ADC BUSY BUS DISCHARGE CURRENT (IF BDE = 1) ADXL180 RETURN CURRENT DATA CONTAINED IS FROM THE PERVIOUS ADC CONVERSION. t ...
Page 19
Synchronous Single Device Point-to-Point Topology A single device is wired in the point-to-point configuration as shown in Figure 15. The standard use of this configuration is with no delay devices possible to use this topology with fixed delay ...
Page 20
ADXL180 V SPT V BP BUS VOLTAGE t SPD SYNC DETECT/ BLANKING DEVICE 1 BUS DISCHARGE CURRENT t SPP AD22181 RETURN CURRENT DEVICE 1 SYNC DETECT/ BLANKING AD22181 RETURN CURRENT DEVICE 2 t SPP BUS CURRENT t STD t M ...
Page 21
Configuring Synchronous Operation Delay Selection As shown in Table 9, the user can select the data timing of the second device to establish the predefined data slots. This allows for the fastest possible sampling, if required, and Table 9 shows ...
Page 22
ADXL180 Dual Device Synchronous Series Topology The two devices are wired in a series configuration as shown in Figure 18. The series configuration can be configured to run in either of two modes: fixed delay or autodelay. These modes are ...
Page 23
DATA FRAME DEFINITION DATA FRAME TRANSMISSION FORMAT LOOP CURRENT I IDLE 0 LOGIC SIGNAL AT CONTROL MODULE DECODER 0 A data frame starts with two start bits. The value of these two bits is determined by the Manchester encoding mode ...
Page 24
ADXL180 CREG BIT NAME ERC SVD DAT TRANSMITTED FIRST START STATE CRC BITS VECTOR START ...
Page 25
ACCELERATION DATA CODING 01 1111 1111 01 1111 1110 01 1111 1101 01 1111 1100 00 0000 0001 00 0000 0000 11 1111 1111 11 1111 1110 10 0000 0010 10 0000 0001 10 0000 0000 0 –FS ACCELERATION INPUT ...
Page 26
ADXL180 STATE VECTOR CODING Table 18. SVD Data Bit Options SVD Definition 0 State vector is enabled (default). 1 State vector is disabled, a reduced data range is used. STATE VECTOR DESCRIPTIONS Table 19. State Vector Table SV2 SV1 SV0 ...
Page 27
TRANSMISSION ERROR DETECTION OPTIONS There are two error checking methods available: a 3-bit CRC and a 1-bit parity check. These are determined by the user- selected Bit ERC. Table 20. Error Check (ERC) Bit Options ERC Definition 0 A 3-bit ...
Page 28
ADXL180 APPLICATION LAYER: COMMUNICATION PROTOCOL STATE MACHINE Table 21. ADXL180 Start-Up Sequence Summary Phase 1 Name Initialization Function Power-on reset Data Type None Transmitted ADXL180 STATE MACHINE After power is applied and stabilized, the ADXL180 follows a five-phase start-up sequence. ...
Page 29
Influence Data Range Table 23. MD Settings and Device Data Ranges Mode (Device Data) 0: ADIFX 3 (All Configuration Data, Serial Number, and Manufacturer ID) 1: Range Data Only 3 (Limited Range Selection 8-Bit Coded ...
Page 30
ADXL180 PHASE 2: MODE DESCRIPTION Mode 0 The Mode 0 option for Phase 2 transmits the entire contents of the configuration registers, the serial number and the manufac- turer ID byte. The total number of messages transmitted during Phase 2, ...
Page 31
Table 28. Mode 0 Manufacturer ID Byte Codes Manufacturer Code ID Byte Field (Binary) MFGID2|MFGID2|MGFID0 101b REV2|REV1|REV0 000b Mode 1 When Phase 2 Mode 1 is selected, only the range data is transmitted during Phase 2. The total number of ...
Page 32
ADXL180 Mode 2 Device Data When Mode 2 is selected, the device data that is transmitted consists of the UREG byte, four configuration register bytes (see Figure 26), and the 4-byte serial number. The data is transmitted one bit per ...
Page 33
PHASE Table 30. Phase 2 Mode 2 Sensor and Device Data Coding 8-Bit Data 10-Bit Data Decimal Hex Decimal +127 0x7F +508 +126 0x7E +504 +125 0x7D +500 +124 0x7C +496 ...
Page 34
ADXL180 8-Bit Data 10-Bit Data Decimal Hex Decimal −126 0x82 −504 −127 0x81 −508 −128 0x80 −512 Table 31. Phase 2 Mode 2 Delimiter Coding Range State Vector Code 50 g 001b 100 g 001b 150 g 001b 200 g ...
Page 35
Table 32. Phase 2 Mode 2 User Bit Mapping User Bit Device Data Bit Name U11 SYEN U10 RG2 U09 RG1 U08 RG0 U07 UD7 U06 UD6 U05 UD5 U04 UD4 U03 UD3 U02 UD2 U01 UD1 U00 UD0 Mode ...
Page 36
ADXL180 Device Data Nybble No. 11 Serial number (Bits[23:20]) 12 Serial number (Bits[19:16]) 13 Serial number (Bits[15:12]) 14 Serial number (Bits[11:8]) 15 Serial number (Bits[7:4]) 16 Serial number (Bits[3:0]) 1 Data Nybble 1 is transmitted first the configuration ...
Page 37
Decimal Hex Data Type −497 0x20F Nybble Number −498 0x20E Nybble Number −499 0x20D Nybble Number −500 0x20C Nybble Number −501 0x20B Nybble Number −502 0x20A Nybble Number −503 0x209 Nybble Number −504 0x208 Nybble Number −505 0x207 Nybble Number ...
Page 38
ADXL180 LOOP I MOD CURRENT I IDLE t STC STI STI STI STC Internal Self-Test The internal mode self-test applies an electrostatic force to the sensor (simulating an acceleration force) and measures the change in the sensor ...
Page 39
ENTER SELF-TEST CYCLE WAIT 32 SAMPLES AVERAGE 64 SAMPLES V STZ1 ASSERT SELF-TEST SIGNAL WAIT 32 SAMPLES AVERAGE 64 SAMPLES V STP DEASSERT SELF-TEST SIGNAL WAIT 32 SAMPLES AVERAGE 64 SAMPLES V STZ2 NO OFFSET < V < OFFSET MIN ...
Page 40
ADXL180 PHASE 4: AUTO-ZERO INITIALIZATION If auto-zero is not enabled, upon entering Phase 4, the ADXL180 immediately passes from Phase 4 to Phase 5. Fast Auto-Zero Mode If auto-zero is enabled, the fast auto-zero routine begins upon entering Phase 4. ...
Page 41
SIGNAL RANGE AND FILTERING TRANSFER FUNCTION OVERVIEW The three-pole, low-pass Bessel filter has a selectable −3 dB corner (f ). The corner can be set to 100 Hz, 200 Hz, 400 Hz 800 Hz by programming the filter ...
Page 42
ADXL180 Offset Drift Monitoring Cumulative offset drift is monitored during the normal operation of the ADXL180. Offset drift monitoring occurs at the same rate as auto-zero but runs independent of whether auto-zero is enabled or disabled. An offset error is ...
Page 43
ERROR DETECTION OVERVIEW The ADXL180 monitors its internal operation and reports errors. The error reporting codes differ depending on whether the state vector has been enabled. Table 39 describes the errors and the specific codes transmitted in various configurations. The ...
Page 44
ADXL180 SELF-TEST ERROR In the ADXL180, self-test is automatically run during Phase 3. If the internal self-test mode is selected, then the device enters into the self-test routine as detailed in Figure 29 and Figure 30. The device reports a ...
Page 45
TEST AND DIAGNOSTIC TOOLS V SIGNAL CHAIN INPUT TEST PIN SCI The V signal chain input test pin allows the excitation of the SCI signal chain from the input of the sensor interface circuitry (sensor amplifier) through to the output ...
Page 46
ADXL180 CONFIGURATION SPECIFICATION OVERVIEW The ADXL180 configuration mode allows access to the user- programmable nonvolatile configuration registers used to define the function of the device. The configuration mode is entered by writing a 16-bit configuration mode enable key code to ...
Page 47
TRANSMITTED FIRST CONFIGURATION MODE TRANSMIT COMMUNICATIONS PROTOCOL In configuration mode, the ADXL180 transmits the configura- tion mode register data through the current mode Manchester encoded serial port. The configuration mode protocol is fixed regardless of the actual settings of the ...
Page 48
ADXL180 CONFIGURATION MODE COMMAND (RECEIVE) COMMUNICATIONS PROTOCOL The 8-bit configuration register data is passed to the ADXL180 with a read/write command bit, a 4-bit configuration register address, and a parity bit as shown in Figure 39. The read/write bit is ...
Page 49
CONFIGURATION MODE COMMUNICATIONS HANDSHAKING Configuration mode communications uses a handshaking protocol. Following the completion of a data write or data read command being written to the ADXL180, a data frame is transmitted from the ADXL180 through the current mode serial ...
Page 50
ADXL180 CONFIGURATION AND USER DATA REGISTERS The configuration and user data registers are the user register, UREG, and the three configuration registers, CREG0, CREG1, and CREG2 (see Table 44). The ADXL180 can be programmed to provide a variety of signal ...
Page 51
OTP PROGRAM The CUPRG bit is automatically programmed to the locked state (1) at the end of the configuration/user data OTP fuse programming sequence. This prevents any further writes to the UREG and CREG RAM registers as well as disables ...
Page 52
ADXL180 CONFIGURATION REGISTER REFERENCE The following tables define the codes for each programmable field in the three configuration registers (CREG0, CREG1, and CREG2). The default setting (unprogrammed state) of all bits in all configuration registers is zero result, ...
Page 53
UD[7:0] USER DATA BITS The user register is for arbitrary user data. It does not have any influence on sensor operation. This data is transmitted during Phase 2 of the state machine. For more information on trans- mission format and ...
Page 54
ADXL180 MD[1:0] Table 55. Phase 2 (Device Data) Transmission Mode Select Codes MD1 MD0 Name Definition 0 0 Mode 0 ADIFX mode device data 0 1 Mode 1 Range data only (range selection limited Mode 2 8-bit coded ...
Page 55
SYEN Table 58. Sync Enable (SYEN) Options SYEN Definition 0 Synchronization pulse disabled. Device transmits data according to state machine based on internal clock every 228 μs when powered (default). 1 Synchronization pulse enabled. The device requires a synchronization pulse ...
Page 56
ADXL180 AXIS OF SENSITIVITY OUT ADXL180 XXXX XXXX X = –1 g OUT XXXX XXXX ADXL180 OUT EARTH’S SURFACE Figure 43. Output Response vs. Orientation Rev Page 56 of ...
Page 57
BRANDING Table 64. ADXL180 Branding Key Line Text 180Z 180Z # Figure 44. ADXL180 Laser Brand Description Accelerometer ...
Page 58
... ADXL180 OUTLINE DIMENSIONS PIN 1 INDICATOR 1.50 1.45 1.40 SEATING 1.35 PLANE 1.25 1.15 ORDERING GUIDE Model Temperature Range 1 ADXL180WCPZ-RL −40°C to +125° RoHS Compliant Part. 0.50 BSC 0.15 MAX 0.20 5.10 EXPOSED MIN PADS 5.00 SQ 4.90 0.50 (BOTTOM VIEW) 0.40 ...
Page 59
NOTES Rev Page ADXL180 ...
Page 60
ADXL180 NOTES ©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07544-0-11/08(A) Rev Page ...