CS47048C-CQZ Cirrus Logic Inc, CS47048C-CQZ Datasheet - Page 20
![IC 4CH ADC 8ch DAC & 32bit DSP](/photos/28/17/281780/cs47048c-cqz_sml.jpg)
CS47048C-CQZ
Manufacturer Part Number
CS47048C-CQZ
Description
IC 4CH ADC 8ch DAC & 32bit DSP
Manufacturer
Cirrus Logic Inc
Type
Fixed Pointr
Specifications of CS47048C-CQZ
Interface
I²C, SPI
Clock Rate
150MHz
On-chip Ram
128kB
Voltage - I/o
3.30V
Voltage - Core
1.80V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP Exposed Pad, 100-eLQFP, 100-HLQFP
Operating Temperature Range
0°C To +70°C
No. Of Pins
100
Frequency
147MHz
Embedded Interface Type
I2C, SPI
Core Supply Voltage
1.89V
No. Of Mips
150
Digital Ic Case Style
LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1539 - BOARD EVAL 4CH ADC/8CH DAC DSP598-1536 - BOARD EVAL 4CH ADC/8CH DAC DSP
Non-volatile Memory
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
598-1657
CS47048B-CQZ
CS47048B-CQZ
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS47048C-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
135
Company:
Part Number:
CS47048C-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Company:
Part Number:
CS47048C-CQZR
Manufacturer:
CIRRUS
Quantity:
1 400
Company:
Part Number:
CS47048C-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS47048C-CQZR
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
CS470xx Data Sheet
Audio SOC Processor Family
5.9 Digital Switching Characteristics — Serial Control Port - SPI Slave Mode
20
SCP_CLK frequency
SCP_CS falling to SCP_CLK rising
SCP_CLK low time
SCP_CLK high time
Setup time SCP_MOSI input
Hold time SCP_MOSI input
SCP_CLK low to SCP_MISO output valid
SCP_CLK falling to SCP_IRQ rising
SCP_CS rising to SCP_IRQ falling
SCP_CLK low to SCP_CS rising
SCP_CS rising to SCP_MISO output high-Z
SCP_CLK rising to SCP_BSY falling
1. f
SCP_MOSI
SCP_MISO
SCP_BSY
maximum speed of the communication port may be limited by the firmware application. Flow control using the
SCP_BSY pin should be implemented to prevent overflow of the input data buffer. At boot the maximum speed is
F
SCP_IRQ
SCP_CLK
spisck
xtal
SCP_CS
/3.
indicates the maximum speed of the hardware. The system designer should be aware that the actual
Parameter
1
1/
f
spisck
t
spicss
Figure 7.
A6
t
spidsu
0
A5
t
1
spidh
Serial Control Port - SPI Slave Mode Timing
2
t
Copyright 2011 Cirrus Logic
spickh
t
spickl
A0
Symbol
t
6
t
t
t
t
t
t
spicbsyl
f
t
spicsdz
t
t
t
spidsu
spidov
spiirqh
spisck
spicss
spickh
spicsh
spiirql
spickl
spidh
t
spidov
R/W
7
MSB
MSB
0
Min
24
20
20
24
5
5
0
-
-
-
-
-
5
3
t
spiirqh
*
DCLKP+20
Typical
6
20
LSB
LSB
7
t
spibsyl
t
spicsh
t
spiirql
Max
t
25
27
spicsdz
11
-
-
-
-
-
-
DS787PP5
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns