DSPIC33FJ16GP101-I/SS Microchip Technology, DSPIC33FJ16GP101-I/SS Datasheet - Page 315
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
DSPIC33FJ16GP101-I/SS
Manufacturer Part Number
DSPIC33FJ16GP101-I/SS
Description
16-bit DSC Family, 16 MIPS, 16KB Flash, 1KB RAM 20 SSOP .209in TUBE
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheet
1.DSPIC33FJ16GP101-IP.pdf
(322 pages)
Specifications of DSPIC33FJ16GP101-I/SS
Processor Series
dsPIC33F
Core
dsPIC
Data Bus Width
16 bit
Program Memory Type
Flash
Program Memory Size
16 KB
Interface Type
SPI, I2C, UART, JTAG
Number Of Programmable I/os
35
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 85 C
Development Tools By Supplier
MPLAB IDE Software
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 13 Channel
Core Processor
dsPIC
Core Size
16-Bit
Speed
16 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
13
Eeprom Size
-
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SSOP (0.209", 5.30mm Width)
Lead Free Status / Rohs Status
Details
INDEX
A
AC Characteristics ............................................................ 257
ADC
ADC Module
Alternate Interrupt Vector Table (AIVT) .............................. 77
Analog-to-Digital Converter (ADC).................................... 189
Arithmetic Logic Unit (ALU)................................................. 31
Assembler
B
Barrel Shifter ....................................................................... 35
Bit-Reversed Addressing .................................................... 59
Block Diagrams
C
C Compilers
Charge Time Measurement Unit. See CTMU.
Clock Switching................................................................. 114
Code Examples
Code Protection ........................................................ 227, 234
Configuration Bits.............................................................. 227
Configuration Register Map .............................................. 228
Configuring Analog Port Pins ............................................ 122
CPU
CPU Clocking System....................................................... 108
© 2011 Microchip Technology Inc.
dsPIC33FJ16GP101/102 AND dsPIC33FJ16MC101/102
Internal Fast RC (FRC) Accuracy ............................. 259
Internal Low-Power RC (LPRC) Accuracy ................ 259
Load Conditions ........................................................ 257
Initialization ............................................................... 189
Key Features............................................................. 189
ADC1 Register Map .................................................... 50
ADC11 Register Map .................................................. 49
MPASM Assembler................................................... 244
Example ...................................................................... 60
Implementation ........................................................... 59
Sequence Table (16-Entry)......................................... 60
16-bit Timer1 Module ................................................ 139
Comparator I/O Operating Modes............................. 201
Comparator Voltage Reference ................................ 202
Connections for On-Chip Voltage Regulator............. 232
CTMU Configurations
Device Clock ............................................................. 107
Digital Filter Interconnect .......................................... 203
DSP Engine ................................................................ 32
dsPIC33FJ12MC201/202............................................ 16
dsPIC33FJ12MC201/202 CPU Core .......................... 26
Input Capture ............................................................ 147
Output Compare ....................................................... 149
PWM Module ............................................................ 154
Reset System.............................................................. 69
Shared Port Structure ............................................... 121
SPI ............................................................................ 169
Timer2 (16-bit) .......................................................... 143
Timer2/3 (32-bit) ....................................................... 142
UART ........................................................................ 183
User Programmable Blanking Function .................... 202
Watchdog Timer (WDT) ............................................ 233
MPLAB C18 .............................................................. 244
Enabling .................................................................... 114
Sequence.................................................................. 114
Port Write/Read ........................................................ 122
PWRSAV Instruction Syntax..................................... 115
Control Register .......................................................... 28
Time Measurement ........................................... 223
Preliminary
CTMU
CTMU Module
Customer Change Notification Service............................. 319
Customer Notification Service .......................................... 319
Customer Support............................................................. 319
D
Data Accumulators and Adder/Subtracter .......................... 33
Data Address Space........................................................... 39
DC Characteristics............................................................ 248
Development Support ....................................................... 243
Doze Mode ....................................................................... 116
DSP Engine ........................................................................ 31
E
Electrical Characteristics .................................................. 247
Equations
Errata .................................................................................. 13
F
Flash Program Memory ...................................................... 65
Flexible Configuration ....................................................... 227
I
I/O Ports ........................................................................... 121
I
I
2
2
C
C Module
PLL Configuration..................................................... 109
Selection................................................................... 108
Sources .................................................................... 108
Measuring Capacitance............................................ 224
Measuring Time........................................................ 224
Register Map .............................................................. 51
Data Space Write Saturation ...................................... 35
Overflow and Saturation ............................................. 33
Round Logic ............................................................... 35
Write Back .................................................................. 34
Alignment.................................................................... 39
Memory Map for dsPIC33FJ12MC201/202 Devices with
Near Data Space ........................................................ 39
Software Stack ........................................................... 56
Width .......................................................................... 39
BOR.......................................................................... 249
I/O Pin Input Specifications ...................................... 254
I/O Pin Output Specifications.................................... 255
Idle Current (I
Idle Current (I
Operating Current (I
Power-Down Current (I
Program Memory...................................................... 255
Temperature and Voltage Specifications.................. 249
Multiplier ..................................................................... 33
AC............................................................................. 257
Device Operating Frequency.................................... 108
Control Registers........................................................ 66
Operations .................................................................. 66
Programming Algorithm.............................................. 66
RTSP Operation ......................................................... 66
Table Instructions ....................................................... 65
Parallel I/O (PIO) ...................................................... 121
Write/Read Timing.................................................... 122
Addresses................................................................. 176
Operating Modes ...................................................... 175
Registers .................................................................. 175
1 KB RAM........................................................... 40
DOZE
IDLE
) .................................................... 251
) .................................................. 253
DD
) ............................................ 250
PD
)........................................ 252
DS70652C-page 315