LAN91C96I-MU SMSC, LAN91C96I-MU Datasheet - Page 18

Ethernet ICs Non-PCI 10 Mbps Ethernet MAC

LAN91C96I-MU

Manufacturer Part Number
LAN91C96I-MU
Description
Ethernet ICs Non-PCI 10 Mbps Ethernet MAC
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheet

Specifications of LAN91C96I-MU

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
5 V
Supply Voltage (min)
0 V
Supply Current (max)
95 mA
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN91C96I-MU
Manufacturer:
Standard
Quantity:
2 111
Part Number:
LAN91C96I-MU
Manufacturer:
SMSC
Quantity:
1 678
Part Number:
LAN91C96I-MU
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN91C96I-MU
Manufacturer:
SMSC
Quantity:
8 000
Revision 1.0 (10-24-08)
55-58 60-
63 7-10
TQFP
12-15
65
25
17
18
20
21
23
49
PIN NO.
57-60,
62-65,
14-17
9-12,
QFP
67
27
19
20
22
23
25
51
D0-15
RESET
BALE/nWE
INTR0/
nIREQ/
INTR
INTR1/
nINPACK
INTR2
INTR3
nIOCS16/
nIOIS16
nIORD/
xDS
PIN NAME
DATASHEET
IS with
IS with
IS with
TYPE
pullup
pullup
pullup
OD24
I/O24
O24
O24
O24
O24
**
**
**
Page 18
Bidirectional. 16 bit data bus used to access the
LAN91C96 internal registers. The data bus has weak
internal pullups. Supports direct connection to the
system bus without external buffering. In the case of a
68000 host processor, the upper byte of the data bus
must be connected to the lower byte of the 68000 data
bus and the lower byte of the data bus must be
connected to the upper byte of the 68000 data bus.
Input. Active high Reset. This input is not considered
active unless it is active for at least 100ns to filter
narrow glitches.
LOCAL BUS - Input. Address strobe. For systems that
require address latching, the falling edge of BALE
latches address lines and nSBHE.
PCMCIA - Write Enable input. Used for writing into
COR and CSR registers as well as attribute memory
space.
LOCAL BUS - Active high interrupt signal. The
interrupt line selection is determined by the value of
INT SEL1-0 bits in the Configuration Register. This
interrupt is tri-stated when not selected.
PCMCIA - Active low interrupt request output.
68000 – Active high interrupt signal. The INT SEL1-0
bits in the Configuration register must indicate INT0
selection.
LOCAL BUS - Output. Active high interrupt signal. The
interrupt line selection is determined by the value of
INT SEL1-0 bits in the Configuration Register. This
interrupt is tri-stated when not selected.
PCMCIA - Output asserted to acknowledge read
cycles.
LOCAL BUS - Outputs. Active high interrupt signals.
The interrupt line selection is determined by the value
of INT SEL1-0 bits in the Configuration Register.
These interrupts are tri-stated when not selected.
LOCAL BUS - Outputs. Active high interrupt signals.
The interrupt line selection is determined by the value
of INT SEL1-0 bits in the Configuration Register.
These interrupts are tri-stated when not selected.
LOCAL BUS - Active low output asserted in 16 bit
mode when AEN is low and A4-A15 decode to the
LAN91C96 address programmed into the high byte of
the Base Address Register.
PCMCIA - Active low output asserted whenever the
LAN91C96 is in 16 bit mode, COR0 bit is high and
nREG is low.
LOCAL BUS, PCMCIA - Input. Active low read strobe
used to access the LAN91C96 IO space.
68000 – Data strobe input. UDS, LDS, or DS can be
tied to this pin.
Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet
DESCRIPTION
SMSC LAN91C96 5v&3v
Datasheet

Related parts for LAN91C96I-MU