COM20019I3V-DZD SMSC, COM20019I3V-DZD Datasheet - Page 60
![no-image](/images/manufacturer_photos/0/6/617/smsc_sml.jpg)
COM20019I3V-DZD
Manufacturer Part Number
COM20019I3V-DZD
Description
Network Controller & Processor ICs ARCNET Contrllr
Manufacturer
SMSC
Datasheet
1.COM20019I3V-HT.pdf
(70 pages)
Specifications of COM20019I3V-DZD
Product
Controller Area Network (CAN)
Number Of Transceivers
1
Data Rate
312.5 Kbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
3 V
Supply Current (max)
25 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Package / Case
PLCC-28
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Rev. 11-07-08
D0-D7
A0-A2
Figure 8.11 - NON-MULTIPLEXED BUS, 68XX-LIKE CONTROL SIGNALS; WRITE CYCLE
nCS
nDS
*
***: nCS may become active after control becomes active, but the data setup time will now
Note 1:
**Note 2: Any cycle occurring after a write to the Address Pointer Low Register
DIR
t10
t11
T
T
T
T
t1
t2
t3
t4
t5
t6
t7
t8
t9
ARB
ARB
ARB
opr
be 30 nS measured from the later of nCS falling or Valid Data available.
is the period of operation clock. Same as the XTAL1 period.
is the Arbitration Clock Period
is identical to T
is twice T
Address Setup to nDS Active
Address Hold from nDS Inactive
nCS Setup to nDS Active
nCS Hold from nDS Inactive
DIR Setup to nDS Active
Cycle Time (nDS
DIR Hold from nDS Inactive
Valid Data Setup to nDS High
Data Hold from nDS High
nDS Low Width
nDS High Width
Write cycle for Address Pointer Low Registers occurring after an access to
Data Register requires a minimum of 5T
the leading edge of the next nDS.
requires a minimum of 4T
The Microcontroller typically accesses the COM20019 on every other cycle.
Therefore, the cycle time specified in the microcontroller's datasheet
of the next nDS.
should be doubled when considering back-to-back COM20019 cycles.
opr
if SLOW ARB = 1
Parameter
opr
t1
if SLOW ARB = 0
to Next Time
t5
t3
ARB
from the trailing edge of nDS to the leading edge
DATASHEET
)**
VALID
Page 60
Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
ARB
t10
from the trailing edge of nDS to
VALID DATA
4T
30***
t8
min
15
10
10
10
10
20
20
ARB
5
0
*
max
t9
t2
t7
Note 2
t11
t4
t6**
units
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
SMSC COM20019I 3.3V Rev.C
t6