82V3280EQG Integrated Device Technology (Idt), 82V3280EQG Datasheet - Page 114
![no-image](/images/manufacturer_photos/0/3/333/integrated_device_technology__idt__sml.jpg)
82V3280EQG
Manufacturer Part Number
82V3280EQG
Description
WAN PLL 100-Pin TQFP Tray
Manufacturer
Integrated Device Technology (Idt)
Datasheet
1.IDT82V3280DQG8.pdf
(171 pages)
Specifications of 82V3280EQG
Package
100TQFP
Operating Temperature
-40 to 85 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
82V3280EQG
Manufacturer:
IDT
Quantity:
20 000
- Current page: 114 of 171
- Download datasheet (2Mb)
IN11_IN12_STS - Input Clock 11 & 12 Status
Programming Information
IDT82V3280
Address: 48H
Type: Read
Default Value: X110X110
Bit
7
6
5
4
3
2
1
0
7
-
IN12_NO_ACTIVITY_ALARM
IN11_NO_ACTIVITY_ALARM
IN12_FREQ_HARD_ALARM
IN11_FREQ_HARD_ALARM
IN12_PH_LOCK_ALARM
IN11_PH_LOCK_ALARM
IN12_FREQ_H
ARD_ALARM
Name
6
-
-
IN12_NO_ACTI
VITY_ALARM
Reserved.
This bit indicates whether IN12 is in frequency hard alarm status.
0: No frequency hard alarm.
1: In frequency hard alarm status. (default)
This bit indicates whether IN12 is in no-activity alarm status.
0: No no-activity alarm.
1: In no-activity alarm status. (default)
This bit indicates whether IN12 is in phase lock alarm status.
0: No phase lock alarm. (default)
1: In phase lock alarm status.
If the PH_ALARM_TIMEOUT bit (b5, 09H) is ‘0’, this bit is cleared by writing ‘1’ to this bit; if the
PH_ALARM_TIMEOUT bit (b5, 09H) is ‘1’, this bit is cleared after a period ( = TIME_OUT_VALUE[5:0] (b5~0, 08H)
X MULTI_FACTOR[1:0] (b7~6, 08H) in second ) which starts from when the alarm is raised.
Reserved.
This bit indicates whether IN11 is in frequency hard alarm status.
0: No frequency hard alarm.
1: In frequency hard alarm status. (default)
This bit indicates whether IN11 is in no-activity alarm status.
0: No no-activity alarm.
1: In no-activity alarm status. (default)
This bit indicates whether IN11 is in phase lock alarm status.
0: No phase lock alarm. (default)
1: In phase lock alarm status.
If the PH_ALARM_TIMEOUT bit (b5, 09H) is ‘0’, this bit is cleared by writing ‘1’ to this bit; if the
PH_ALARM_TIMEOUT bit (b5, 09H) is ‘1’, this bit is cleared after a period ( = TIME_OUT_VALUE[5:0] (b5~0, 08H)
X MULTI_FACTOR[1:0] (b7~6, 08H) in second ) which starts from when the alarm is raised.
5
IN12_PH_LOC
K_ALARM
4
114
3
-
Description
IN11_FREQ_H
ARD_ALARM
2
IN11_NO_ACTI
VITY_ALARM
1
December 9, 2008
IN11_PH_LOCK
_ALARM
0
WAN PLL
Related parts for 82V3280EQG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IDT%4841CP](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__tmb.jpg)
Part Number:
Description:
High-performance CMOS bus interface latches
Manufacturer:
Integrated Device Technology, Inc.
![IDT71024S17Y](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__tmb.jpg)
Part Number:
Description:
CMOS static RAM 1 meg (128K x 8-bit)
Manufacturer:
Integrated Device Technology, Inc.
Datasheet:
![IDT71V016S20YI](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__tmb.jpg)
Part Number:
Description:
IDT71V016S20YI3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)
Manufacturer:
Integrated Device Technology, Inc.
Datasheet: