ISP1505ABS NXP Semiconductors, ISP1505ABS Datasheet - Page 43

RF Transceiver USB2.0/ULPI1.1 XCVR

ISP1505ABS

Manufacturer Part Number
ISP1505ABS
Description
RF Transceiver USB2.0/ULPI1.1 XCVR
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1505ABS

Number Of Receivers
5
Number Of Transmitters
4
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
HVQFN-24
Maximum Data Rate
480 Mbps
Maximum Supply Current
0.001 mA, 48 mA
Minimum Operating Temperature
- 40 C
Protocol Supported
USB 2.0
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ISP1505ABS,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1505ABS
Manufacturer:
NXP
Quantity:
13
Company:
Part Number:
ISP1505ABS
Quantity:
3 800
Part Number:
ISP1505ABSUM
Manufacturer:
ST
0
NXP Semiconductors
ISP1505A_ISP1505C_3
Product data sheet
9.14 Aborting transfers
9.15 Avoiding contention on the ULPI data bus
The ISP1505 supports aborting transfers on the ULPI bus. For details, refer to UTMI+ Low
Pin Interface (ULPI) Specification Rev. 1.1, Section 3.8.4 .
Because the ULPI data bus is bidirectional, avoid situations in which both the link and the
PHY simultaneously drive the data bus.
The following points must be considered while implementing the data bus drive control on
the link.
After power-up and clock stabilization, default states are as follows:
When the ISP1505 wants to take control of the data bus to initiate a data transfer, it
changes the DIR value from LOW to HIGH.
At this point, the link must disable its output buffers. This must be as fast as possible so
the link must use a combinational path from DIR.
The ISP1505 will not immediately enable its output buffers, but will delay the enabling of
its buffers until the next clock edge, avoiding bus contention.
When the data transfer is no longer required by the ISP1505, it changes DIR from HIGH to
LOW and starts to immediately turn off its output drivers. The link senses the change of
DIR from HIGH to LOW, but delays enabling its output buffers for one CLOCK cycle,
avoiding data bus contention.
The ISP1505 drives DIR to LOW.
The data bus is input to the ISP1505.
The ULPI link data bus is output, with all data bus lines driven to LOW.
Rev. 03 — 26 August 2008
ULPI HS USB host and peripheral transceiver
ISP1505A; ISP1505C
© NXP B.V. 2008. All rights reserved.
42 of 75

Related parts for ISP1505ABS