UJA1061TW/3V0,518 NXP Semiconductors, UJA1061TW/3V0,518 Datasheet - Page 16

no-image

UJA1061TW/3V0,518

Manufacturer Part Number
UJA1061TW/3V0,518
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of UJA1061TW/3V0,518

Number Of Transceivers
1
Power Down Mode
Sleep/Standby
Operating Supply Voltage (min)
5.5V
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
NXP Semiconductors
UJA1061_6
Product data sheet
The behavior of pin RSTN is illustrated in
setting of the RLC bit (defines the reset length). Once an external reset event is detected
the system controller enters the Start-up mode. The watchdog now starts to monitor pin
RSTN as illustrated in
mode is entered as shown in
Fig 6.
Fig 7.
V
RSTN
V1
Reset pin behavior
Reset timing diagram
power-up
V
V
RSTN
RSTN
All information provided in this document is subject to legal disclaimers.
t
RSTNL
Figure
forced LOW
Rev. 06 — 9 March 2010
externally
RSTN
voltage
under-
RSTN externally forced LOW
Figure
7. If the RSTN pin is not released in time then Fail-safe
t
RSTNL
t
t
RSTNL
RSTNL
Fault-tolerant CAN/LIN fail-safe system basis chip
3.
watchdog
missing
access
t
Figure
RSTNL
6. The duration of t
voltage
under-
spike
t
WD(init)
t
WD(init)
001aad181
RSTNL
time
time
UJA1061
power-
© NXP B.V. 2010. All rights reserved.
down
V
V
rel(UV)(V1)
det(UV)(V1)
depends on the
coa054
time
time
16 of 77

Related parts for UJA1061TW/3V0,518