LAN9218I-MT Standard Microsystems (SMSC), LAN9218I-MT Datasheet - Page 115

LAN9218I-MT

Manufacturer Part Number
LAN9218I-MT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9218I-MT

Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
2.97V
Operating Supply Voltage (max)
3.63V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9218I-MT
Manufacturer:
Standard
Quantity:
1 981
Part Number:
LAN9218I-MT
Manufacturer:
SMSC
Quantity:
6
Part Number:
LAN9218I-MT
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN9218I-MT
0
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Datasheet
SMSC LAN9218i
6.1.2
RX Status FIFO
TX Status FIFO
RX Data FIFO
READING...
RX_DROP
AFTER
Special Restrictions on Back-to-Back Read Cycles
There are also restrictions on specific back-to-back read operations. These restrictions concern
reading specific registers after reading resources that have side effects. In many cases there is a delay
between reading the LAN9218i, and the subsequent indication of the expected change in the control
register values.
In order to prevent the host from reading stale data on back-to-back reads, minimum wait periods have
been established. These periods are specified in
processor is required to wait the specified period of time between read operations of specific
combinations of resources. The wait period is dependant upon the combination of registers being read.
Performing "dummy" reads of the BYTE_TEST register is a convenient way to guarantee that the
minimum wait time restriction is met.
required for back-to-back read operations. The number of BYTE_TEST reads in this table is based on
the minimum timing for Tcycle (45ns). For microprocessors with slower busses the number of reads
may be reduced as long as the total time is equal to, or greater than the time specified in the table.
Dummy reads of the BYTE_TEST register are not required as long as the minimum time period is met.
WAIT FOR THIS MANY
NS…
135
135
135
180
Table 6.2 Read After Read Timing Rules
DATASHEET
Table 6.2
(ASSUMING Tcycle OF 45NS)
115
OR PERFORM THIS MANY
READS OF BYTE_TEST…
Table 6.2, "Read After Read Timing
also shows the number of dummy reads that are
3
3
3
4
BEFORE READING...
RX_FIFO_INF
RX_FIFO_INF
TX_FIFO_INF
RX_DROP
Revision 2.7 (03-15-10)
Rules". The host

Related parts for LAN9218I-MT