XC5VLX30-1FFG324C Xilinx Inc, XC5VLX30-1FFG324C Datasheet - Page 362

• Manufacturer Part Number: XC5VLX30-1FFG324C
• Description: FPGA, VIRTEX-5 LX, 30K, 324FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXr

Specifications of XC5VLX30-1FFG324C

• No. Of Logic Blocks: 4800
• Family Type: Virtex-5
• No. Of Speed Grades: 1
• Total Ram Bits: 1179648
• No. Of I/o's: 220
• Clock Management: DCM, PLL
• I/o Supply Voltage: 3.3V
• Operating Frequency Max: 550MHz
• Number Of Logic Elements/cells: 30720
• Number Of Labs/clbs: 2400
• Number Of I /o: 220
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 324-BBGA, FCBGA
• Core Supply Voltage Range: 1V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-AFX-FF324-500-G - BOARD DEV VIRTEX 5 FF324
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1558

Chapter 8: Advanced SelectIO Logic Resources
362
Guidelines for Expanding the Serial-to-Parallel Converter Bit Width
X-Ref Target - Figure 8-7
1.
2.
3.
4.
5.
Both ISERDES modules must be adjacent master and slave pairs. Both ISERDES
modules must be in NETWORKING mode because width expansion is not available in
MEMORY mode.
Set the SERDES_MODE attribute for the master ISERDES to MASTER and the slave
ISERDES to SLAVE. See
The user must connect the SHIFTIN ports of the SLAVE to the SHIFTOUT ports of the
MASTER.
The SLAVE only uses the ports Q3 to Q6 as an input.
DATA_WIDTH applies to both MASTER and SLAVE in
Data Input
Figure 8-7: Block Diagram of ISERDES Width Expansion
SERDES_MODE=MASTER
D
D
SERDES_MODE=SLAVE
SHIFTOUT1 SHIFTOUT2
www.xilinx.com
SHIFTIN1
SERDES_MODE
ISERDES
ISERDES
(Master)
(Slave)
SHIFTIN2
Attribute.
Q1
Q2
Q3
Q4
Q5
Q6
Q1
Q2
Q3
Q4
Q5
Q6
Figure
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Data_internal [0:5]
Data_internal [6:9]
8-7.
ug190_8_07_100307