ISP1301BS,151 NXP Semiconductors, ISP1301BS,151 Datasheet - Page 21

no-image

ISP1301BS,151

Manufacturer Part Number
ISP1301BS,151
Description
RF Transceiver USB OTG TRANSCEIVER
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1301BS,151

Number Of Transceivers
1
Esd Protection
YeskV
Operating Supply Voltage (typ)
Not RequiredV
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
Not RequiredV
Operating Supply Voltage (min)
Not RequiredV
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Supply Voltage
1.65 V to 4.5 V
Lead Free Status / RoHS Status
Compliant
Other names
935273168151 ISP1301BS-S
Philips Semiconductors
Table 21:
ISP1301_3
Product data sheet
Bit
Symbol
Reset
Access
OTG Control register: bit allocation
10.1.3.1 OTG Control register (Set/Clear: 06h/07h)
10.1.3 OTG registers
VBUS_
CHRG
R/S/C
7
0
Table 20:
Table 21
Table 22:
Bit
7
6
5
4 to 3
2
1
0
Bit
7
6
5
4
3
2
1
0
DISCHRG
VBUS_
R/S/C
Symbol
VBUS_CHRG
VBUS_DISCHRG
VBUS_DRV
ID_PULLDOWN
DM_PULLDOWN
DP_PULLDOWN
DM_PULLUP
DP_PULLUP
6
0
provides the bit allocation of the OTG Control register.
Symbol
EN2V7
PSW_OE
AUDIO_EN
TRANSP_BDIR[1:0]
BI_DI
SPD_SUSP_CTRL
GLOBAL_PWR_DN
Mode Control 2 register: bit description
OTG Control register: bit description
VBUS_
R/S/C
DRV
5
0
Rev. 03 — 21 February 2006
Description
charge V
discharge V
drive V
connect the ID pin to ground
connect the DM pull-down resistor to ground
connect the DP pull-down resistor to ground
connect the DM pull-up resistor to 3.3 V
connect the DP pull-up resistor to 3.3 V
ID_PULL
DOWN
Description
0 — V
1 — V
0 — ADR/PSW pin acts as an input
1 — ADR/PSW pin is driven
0 — SE receiver is enabled; cr_int detector is disabled
1 — SE receiver is turned off (pin VP = LOW, pin VM = LOW);
cr_int detector is enabled
controls the direction of data transfer in transparent
general-purpose buffer mode; see
0 — direction of DAT/VP and SE0/VM are fixed (transmit only)
1 — direction of DAT/VP and SE0/VM are controlled by
pin OE_N/INT_N; see
control of speed and suspend in USB modes:
0 — controlled by pins SPEED and SUSPEND
1 — controlled by bit SPEED_REG and bit SUSPEND_REG of
the Mode Control 1 register
0 — normal operation
1 — sets the ISP1301 to Power-down mode
Activities on the I
see
R/S/C
4
0
BUS
Section 11
BUS
CC
CC
to 5 V through the charge pump
BUS
through a resistor to 3.3 V
= 3.0 V to 4.5 V
= 2.7 V to 4.5 V
DM_PULL
through a resistor to ground
DOWN
R/S/C
3
1
2
C-bus or any OTG event can wake-up the chip;
Table 6
DP_PULL
DOWN
R/S/C
2
1
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Table 8
DM_PULL
USB OTG transceiver
R/S/C
UP
1
0
ISP1301
DP_PULL
R/S/C
UP
0
0
20 of 51

Related parts for ISP1301BS,151