FDC37B782-NS Standard Microsystems (SMSC), FDC37B782-NS Datasheet - Page 108

• Manufacturer Part Number: FDC37B782-NS
• Manufacturer: Standard Microsystems (SMSC)

Specifications of FDC37B782-NS

• Lead Free Status / RoHS Status: Supplier Unconfirmed

An interrupt is generated when serviceIntr is 0 and
the number of bytes in the FIFO is less than or
equal to <threshold>. (If the threshold = 12, then
the interrupt is set whenever there are 12 or less
bytes of data in the FIFO.) The PINT pin can be
used for interrupt-driven systems. The host must
respond to the request by writing data to the FIFO.
The Floppy Disk Control signals are available
optionally on the parallel port pins.
mode is selected, the parallel port is not available.
There are two modes of operation, PPFD1 and
PPFD2.
Parallel Port Mode Register, as defined in the
Parallel Port Mode Register, Logical Device 3, at
0xF1. PPFD1 has only drive 1 on the parallel port
pins; PPFD2 has drive 0 and 1 on the parallel port
pins.
When the PPFDC is selected the following pins
are set as follows:
1.
2.
3.
The following parallel port pins are read as follows
by a read of the parallel port register:
1.
Note: nPDACK, PDRQ and PINTR refer to the
nDACK, DRQ and IRQ chosen for the parallel
nPDACK: high-Z
PDRQ: not ECP = high-Z, ECP & dmaEn = 0,
ECP & not dmaEn = high-Z
PINTR: not active, this is hi-Z or Low
depending on settings.
Data Register (read) = last Data Register
(write)
PARALLEL
POWER
CR22.3
PORT
These modes can be selected in the
X
1
0
port.
LD3:CRF1.1
PARALLEL PORT FLOPPY DISK CONTROLLER
PARALLEL PORT FDC
TABLE 46 - PARALLEL PORT FDD CONTROL
X
0
0
1
CONTROL
When this
LD3:CRF1.0
X
0
0
1
108
If at this time the FIFO is empty, it can be
completely filled in a single burst, otherwise a
minimum of (16-<threshold>) bytes may be written
to the FIFO in a single burst. This process is
repeated until the last byte is transferred into the
FIFO.
1.
3.
The following FDC pins are all in the high
impedence state when the PPFDC is actually
selected by the drive select register:
1.
2.
The FDC signals are muxed onto the Parallel Port
pins as shown in TABLE 47.
For ACPI compliance the FDD pins that are
multiplexed onto the Parallel Port function
independently of the state of the Parallel Port
controller. For example, if the FDC is enabled
onto the Parallel Port the multiplexed FDD
interface functions normally regardless of the
Parallel Port Power control, CR22.3. TABLE 46
illustrates this functionality.
PARALLEL PORT
Control
connected" STROBE, AUTOFD and SLC = 0
and nINIT =1
Status Register reads: nBUSY = 0, PE = 0,
SLCT = 0, nACK = 1, nERR = 1
nWDATA, DENSEL, nHDSEL, nWGATE,
nDIR, nSTEP, nDS1, nDS0, nMTR0, nMTR1.
If PPFDx is selected, then the parallel port
can not be used as a parallel port until
"Normal" mode is selected.
FDC STATE
OFF
OFF
ON
Register
PARALLEL PORT
read
(NOTE
STATE
OFF
OFF
as
ON
1
"cable
)
not