A80960HD80S L2GK Intel, A80960HD80S L2GK Datasheet - Page 83
A80960HD80S L2GK
Manufacturer Part Number
A80960HD80S L2GK
Description
Manufacturer
Intel
Datasheet
1.A80960HD80S_L2GK.pdf
(104 pages)
Specifications of A80960HD80S L2GK
Family Name
i960
Device Core Size
32b
Frequency (max)
80MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Supply Voltage (max)
3.45V
Operating Supply Voltage (min)
3.15V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
168
Package Type
CPGA
Lead Free Status / RoHS Status
Compliant
- Current page: 83 of 104
- Download datasheet (3Mb)
Datasheet
Figure 59. Bus States
!RESET and
!HOLD and
REQUEST
NOTES:
ONCE and
RESET
1. When the PMCON for the region has External Ready Control enabled, wait states are inserted as long
2. W
3. W
4. W
BOFF
as READY and BTERM are de-asserted. When Read Pipelining is enabled, the Ta state of the
subsequent read access is concurrent with the last data cycle of the access. Because External Ready
Control is disabled for Read Pipelining, the address cycle occurs during BLAST.
RESET
To
a
d
x
CNT is decremented during T
CNT is decremented during T
CNT is decremented during T
RESET and
Tb
!ONCE
!BOFF
Ti
BOFF
Ta
READ and N
WRITE and N
Taw
2
!HOLD and W
and !REQUEST
W
a
!BOFF and READY and !BLAST or
!BOFF and BTERM and !BLAST or !BOFF and
!HOLD and BLAST and REQUEST and N
!HOLD and W
and REQUEST
CNT > 1
rad
wad
!BOFF and READ and N
!BOFF and WRITE and N
> 0 or
> 0
!HOLD
aw.
rw.
dw.
x
HOLD
CNT=1
x
CNT=1
W
HOLD
a
CNT = 1
BOFF
Th
W
rad
wad
x
CNT=1 and
HOLD
= 0 or
= 0
N
!BOFF and
BLAST and
xda
XDA
> 0
= 0
Trw
4
!BOFF and
HOLD and BLAST
and N
Td
1
W
xda
d
CNT = 1
W
= 0
x
CNT > 1
!BOFF and READ and N
and !BLAST or !BOFF and
WRITE and N
READ and N
WRITE and N
READY!
KEY:
To = ONCE
Ti = IDLE
Th = HOLD
Ta = ADDRESS
Td = DATA
Tb = BOFF’ed
Taw= address to data wait
Tdw= data to data wait
Tdw= data to address wait
REQUEST= One or more
requests in the bus queue.
READ= The current
access is a read.
WRITE= The current
access is a write.
80960HA/HD/HT
Tdw
!BOFF and !HOLD and
BLAST and
and !REQUEST
wdd
rdd
3
wdd
= 0 and !BLAST or
> 0 or
> 0
W
rdd
N
xda
d
CNT > 1
= 0
= 0
83
Related parts for A80960HD80S L2GK
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation