CY8C5387AXI-108 Cypress Semiconductor Corp, CY8C5387AXI-108 Datasheet - Page 3

no-image

CY8C5387AXI-108

Manufacturer Part Number
CY8C5387AXI-108
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY8C5387AXI-108

Lead Free Status / Rohs Status
Compliant
1. Architectural Overview
Introducing the CY8C53 family of ultra low power, flash Programmable System-on-Chip (PSoC
PSoC
around a CPU subsystem. The combination of a CPU with a very flexible analog subsystem, digital subsystem, routing, and I/O
enables a high level of integration in a wide variety of consumer, industrial, and medical applications.
Document Number: 001-55035 Rev. *F
0. 5 to 5.5V
( Optional )
32.768 KHz
( Optional )
( Optional )
4- 33 MHz
®
3 and 32-bit PSoC 5 platform. The CY8C53 family provides configurable blocks of analog, digital, and interconnect circuitry
SYSTEM WIDE
RESOURCES
Clocking System
Power Management
Xtal
Osc
IMO
1.8V LDO
POR and
Power
System
Timer
Wake
Sleep
LVD
SMP
WDT
RTC
ILO
and
PRELIMINARY
Figure 1-1. Simplified Block Diagram
EEPROM
8- Bit
Timer
I 2C Slave
Digital Interconnect
UART
EMIF
Temperature
LCD Direct
UDB
UDB
UDB
UDB
(TIA, PGA, Mixer etc )
CapSense
MEMORY SYSTEM
Drive
Sensor
2 x SC/ CT Blocks
Universal Digital Block Array (24 x UDB)
Quadrature Decoder
8- Bit SPI
UDB
UDB
UDB
UDB
FLASH
SRAM
2 x DAC
12- Bit SPI
12- Bit PWM
Logic
UDB
UDB
UDB
UDB
16- Bit
PWM
SYSTEM BUS
DIGITAL SYSTEM
16- Bit PRS
8- Bit
Timer
PSoC
UDB
UDB
UDB
UDB
Analog Interconnect
Logic
Cortex M3 CPU
ANALOG SYSTEM
ADC
Controller
8051 or
Cache
UDB
UDB
UDB
UDB
®
CPU SYSTEM
5: CY8C53 Family Data Sheet
UDB
UDB
UDB
UDB
ADC
SAR
Controller
Interrupt
PHUB
DMA
Counter
PWM
Timer
4 x
®
CAN
2.0
) devices, part of a scalable 8-bit
Opamp
CMP
2 x
4 x
Program &
Debug
Program
Boundary
Debug &
+
+
-
-
Trace
Scan
FS USB
Master /
Slave
I2C
2.0
PHY
Opamp
USB
3 per
Page 3 of 97
D+
D-
[+] Feedback

Related parts for CY8C5387AXI-108