MT48H4M16LFB4-75 Micron Technology Inc, MT48H4M16LFB4-75 Datasheet - Page 8

• Manufacturer Part Number: MT48H4M16LFB4-75
• Manufacturer: Micron Technology Inc
• Type: SDRAMr

Specifications of MT48H4M16LFB4-75

• Organization: 4Mx16
• Density: 64Mb
• Address Bus: 14b
• Maximum Clock Rate: 133MHz
• Operating Supply Voltage (typ): 1.8V
• Package Type: VFBGA
• Operating Temp Range: 0C to 70C
• Operating Supply Voltage (max): 1.9V
• Operating Supply Voltage (min): 1.7V
• Supply Current: 50mA
• Pin Count: 54
• Mounting: Surface Mount
• Operating Temperature Classification: Commercial
• Lead Free Status / Rohs Status: Compliant

Functional Description
Initialization
Mode Register Definition
PDF: 09005aef8237ed98, Source: 09005aef8237ed68
64mb_x16_Mobile SDRAM_Y24L_2.fm - Rev. B 10/06 EN
The 64Mb SDRAMs (1 Meg x 16 x 4 banks) are quad-bank DRAMs that operate at 1.8V
and include a synchronous interface (all signals are registered on the positive edge of the
clock signal, CLK). Each of the x16’s 16,777,216-bit banks is organized as 4,096 rows by
256 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented; accesses start at a selected
location and continue for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVE command, which is then
followed by a READ or WRITE command. The address bits registered coincident with the
ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1
select the bank, A0–A11 select the row). The address bits (A0–A7) registered coincident
with the READ or WRITE command are used to select the starting column location for
the burst access.
Prior to normal operation, the SDRAM must be initialized. The following sections
provide detailed information covering device initialization, register definition,
command descriptions, and device operation.
SDRAMs must be powered up and initialized in a predefined manner. Operational
procedures other than those specified may result in undefined operation. Power should
be applied to V
V
constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to
issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point
during this 100µs period and continuing at least through the end of this period,
COMMAND INHIBIT or NOP commands should be applied.
Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP
command having been applied, a PRECHARGE command should be applied. All banks
must then be precharged, thereby placing the device in the all banks idle state.
Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO
REFRESH cycles are complete, the SDRAM is ready for mode register programming.
Because the mode register will power up in an unknown state, it should be loaded prior
to applying any operational command.
In order to achieve low power consumption, there are two mode registers in the mobile
component, mode register and extended mode register. The mode register is illustrated
in Figure 4 on page 11 (the extended mode register is illustrated in Figure 6 on page 14).
The mode register defines the specific mode of operation of the SDRAM, including burst
length, burst type, CAS latency, operating mode and write burst mode. The mode
register is programmed via the LOAD MODE REGISTER command and will retain the
stored information until it is programmed again or the device loses power.
Mode register bits M0–M2 specify the burst length, M3 specifies the type of burst
(sequential or interleaved), M4–M6 specify the CAS latency, M7 and M8 specify the oper-
ating mode, M9 specifies the write burst mode, and M10, and M11 should be set to zero.
M12 and M13 should be set to zero to prevent extended mode register.
DD
Q and the clock is stable (stable clock is defined as a signal cycling within timing
DD
and V
DD
Q simultaneously. Once the power is applied to V
8
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64Mb: 4 Meg x 16 Mobile SDRAM
©2006 Micron Technology, Inc. All rights reserved.
DD
and