IS43LR32160B-6BLI ISSI, Integrated Silicon Solution Inc, IS43LR32160B-6BLI Datasheet - Page 31

• Manufacturer Part Number: IS43LR32160B-6BLI
• Manufacturer: ISSI, Integrated Silicon Solution Inc

Specifications of IS43LR32160B-6BLI

• Lead Free Status / Rohs Status: Compliant

Rev.00B | Dec. 2010
Write
select the starting column location.
precharged at the end of the write burst; if auto precharge is not selected, the row will remain open for subsequent access. Input data
appearing on the data bus, is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given
DM signal is registered low, the corresponding data will be written to the memory; if the DM signal is registered high, the corresponding
data-inputs will be ignored, and a write will not be executed to that byte/column location. The memory controller drives the DQS during
write operations. The initial low state of the DQS is known as the write preamble and the low state following the last data-in element is write
postamble. Upon completion of a burst, assuming no new commands have been initiated, the I/O's will stay high-Z and any additional input
data will be ignored.
Figure20 : Write command
Figure21 : Write Burst (BL=4)
The WRITE command is used to initiate a Burst Write access to an active row. The value of BA0, BA1 selects the bank and address inputs
The value of A10 determines whether or not auto precharge is used.If autoprecharge is selected, the row being accessed will be
Notes:
1. Din n = Data-In from Column n.
Command
Address
/CLK
DQS
CLK
DM
DQ
WRITE
Bank a
COL n
T0
tWPRES
BA0, BA 1
Don ’ t care
tDQSS
A0~A8
/CLK
/RAS
/CAS
/WE
CLK
CKE
A10
/CS
www.issi.com
T1
NOP
D
n
IN
tWPRE
tDQSH
CA
BA
T1n
n+1
D
IN
tDS
- [e-mail]
WRITE
Bank a
COL m
n+2
T2
D
IN
tDH
T2n
Don ’ t care
n+3
D
IN
tWPST
Notes :
1. CA : Column address
2. BA : Bank address
3. A10=High : Enable Auto precharge
T3
IS43LR32160B, IS46LR32160B
A10=Low : Disable Auto precharge
Advanced Information
31