LFE3-150EA-8FN1156C Lattice, LFE3-150EA-8FN1156C Datasheet - Page 99
LFE3-150EA-8FN1156C
Manufacturer Part Number
LFE3-150EA-8FN1156C
Description
IC FPGA 149K LUTS 586I/O FN1156
Manufacturer
Lattice
Series
ECP3r
Datasheets
1.LFE3-150EA-7FN672C.pdf
(136 pages)
2.LFE3-35EA-8FN672I.pdf
(4 pages)
3.LFE3-35EA-8FN672I.pdf
(21 pages)
Specifications of LFE3-150EA-8FN1156C
Number Of Logic Elements/cells
149000
Number Of Labs/clbs
18625
Total Ram Bits
7014400
Number Of I /o
586
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1156-BBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-150EA-8FN1156C
Manufacturer:
Transcend
Quantity:
1 000
Part Number:
LFE3-150EA-8FN1156C
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
LFE3-150EA-8FN1156CTW
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
XAUI/Serial Rapid I/O Type 3/CPRI LV E.30 Electrical and Timing
Characteristics
AC and DC Characteristics
Table 3-13. Transmit
Table 3-14. Receive and Jitter Tolerance
T
Z
J
J
1. Total jitter includes both deterministic jitter and random jitter.
2. Jitter values are measured with each CML output AC coupled into a 50-ohm impedance (100-ohm differential impedance).
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
4. Values are measured at 2.5 Gbps.
RL
RL
Z
J
J
J
J
T
1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.
2. Jitter values are measured with each high-speed input AC coupled into a 50-ohm impedance.
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
4. Jitter tolerance parameters are characterized when Full Rx Equalization is enabled.
5. Values are measured at 2.5 Gbps.
TX_DDJ
TX_TJ
RX_DJ
RX_RJ
RX_SJ
RX_TJ
RF
TX_DIFF_DC
RX_DIFF
RX_EYE
RX_DIFF
RX_CM
Symbol
Symbol
1, 2, 3, 4
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
2, 3, 4
Differential return loss
Common mode return loss
Differential termination resistance
Deterministic jitter tolerance (peak-to-peak)
Random jitter tolerance (peak-to-peak)
Sinusoidal jitter tolerance (peak-to-peak)
Total jitter tolerance (peak-to-peak)
Receiver eye opening
Differential rise/fall time
Differential impedance
Output data deterministic jitter
Total output data jitter
Description
Description
Over Recommended Operating Conditions
Over Recommended Operating Conditions
3-46
Test Conditions
From 100 MHz
to 3.125 GHz
From 100 MHz
to 3.125 GHz
Test Conditions
20%-80%
DC and Switching Characteristics
LatticeECP3 Family Data Sheet
Min.
80
—
—
—
Min.
0.35
10
80
—
—
—
—
6
Typ.
100
80
—
—
Typ.
100
—
—
—
—
—
—
—
Max.
0.17
0.35
120
—
Max.
0.37
0.18
0.10
0.65
120
—
—
—
Ohms
Units
Ohms
Units
ps
UI
UI
dB
dB
UI
UI
UI
UI
UI