EPM9320LC84-15 Altera, EPM9320LC84-15 Datasheet - Page 17
![IC MAX 9000 CPLD 320 84-PLCC](/photos/6/70/67059/544-84-plcc_sml.jpg)
EPM9320LC84-15
Manufacturer Part Number
EPM9320LC84-15
Description
IC MAX 9000 CPLD 320 84-PLCC
Manufacturer
Altera
Series
MAX® 9000r
Datasheet
1.EPM9320LC84-15.pdf
(46 pages)
Specifications of EPM9320LC84-15
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
15.0ns
Voltage Supply - Internal
4.75 V ~ 5.25 V
Number Of Logic Elements/blocks
20
Number Of Macrocells
320
Number Of Gates
6000
Number Of I /o
60
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
84-PLCC
Voltage
3.3V/5V
Memory Type
EEPROM
Number Of Logic Elements/cells
20
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-2362-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM9320LC84-15
Manufacturer:
ALTERA
Quantity:
1 560
Company:
Part Number:
EPM9320LC84-15
Manufacturer:
ALTERA20
Quantity:
51
Company:
Part Number:
EPM9320LC84-15N
Manufacturer:
ALTERA
Quantity:
4
Altera Corporation
Figure 10. MAX 9000 IOC
I/O pins can be used as input, output, or bidirectional pins. Each IOC has
an IOC register with a clock enable input. This register can be used either
as an input register for external data that requires fast setup times, or as an
output register for data that requires fast clock-to-output performance.
The IOC register clock enable allows the global clock to be used for fast
clock-to-output performance, while maintaining the flexibility required
for selective clocking.
The clock, clock enable, clear, and output enable controls for the IOCs are
provided by a network of I/O control signals. These signals can be
supplied by either the dedicated input pins or internal logic. The IOC
control-signal paths are designed to minimize the skew across the device.
All control-signal sources are buffered onto high-speed drivers that drive
the signals around the periphery of the device. This “peripheral bus” can
be configured to provide up to eight output enable signals, up to four
clock signals, up to six clock enable signals, and up to two clear signals.
Table 6 on page 18
how the IOC control signals share the peripheral bus.
To Row or
Column FastTrack
Interconnect
From Row or
Column FastTrack
Interconnect
Peripheral Control
Bus [12..0]
MAX 9000 Programmable Logic Device Family Data Sheet
13
OE [7..0]
CLK [3..0]
ENA [5..0]
CLR [1..0]
shows the sources that drive the peripheral bus and
8
4
6
2
VCC
VCC
VCC
D
ENA
CLRN
Q
Slew-Rate
Control
17