EPM9320LC84-15 Altera, EPM9320LC84-15 Datasheet - Page 8

• Manufacturer Part Number: EPM9320LC84-15
• Description: IC MAX 9000 CPLD 320 84-PLCC
• Manufacturer: Altera
• Series: MAX® 9000r

Specifications of EPM9320LC84-15

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 15.0ns
• Voltage Supply - Internal: 4.75 V ~ 5.25 V
• Number Of Logic Elements/blocks: 20
• Number Of Macrocells: 320
• Number Of Gates: 6000
• Number Of I /o: 60
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 84-PLCC
• Voltage: 3.3V/5V
• Memory Type: EEPROM
• Number Of Logic Elements/cells: 20
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Other names: 544-2362-5

MAX 9000 Programmable Logic Device Family Data Sheet
Figure 3. MAX 9000 Macrocell & Local Array
8
33 Row
FastTrack
Interconnect
Inputs
16 Local
Feedbacks
LAB Local
Array
Macrocells
The MAX 9000 macrocell consists of three functional blocks: the product
terms, the product-term select matrix, and the programmable register.
The macrocell can be individually configured for both sequential and
combinatorial logic operation. See
Combinatorial logic is implemented in the local array, which provides five
product terms per macrocell. The product-term select matrix allocates
these product terms for use as either primary logic inputs (to the OR and
XOR gates) to implement combinatorial functions, or as secondary inputs
to the macrocell’s register clear, preset, clock, and clock enable control
functions. Two kinds of expander product terms (“expanders”) are
available to supplement macrocell logic resources:
The MAX+PLUS II software automatically optimizes product-term
allocation according to the logic requirements of the design.
16 Shareable
Expander Product
Shareable expanders, which are inverted product terms that are fed
back into the logic array
Parallel expanders, which are product terms borrowed from adjacent
macrocells
Product-
Select
Matrix
Term
Parallel
Expanders
(from Other
Macrocells)
Global
Clear
Select
Clear
Figure
Clocks
Global
2
VCC
Enable
Clock/
Select
Macrocell
Input Select
3.
Register
Bypass
ENA
D/T
CLRN
PRN
Q
Altera Corporation
Programmable
Register
To Row or
Column
FastTrack
Interconnect
Local Array
Feedback