EPF6016TC144-3N Altera, EPF6016TC144-3N Datasheet - Page 7

• Manufacturer Part Number: EPF6016TC144-3N
• Description: IC FLEX 6000 FPGA 16K 144-TQFP
• Manufacturer: Altera
• Series: FLEX 6000r

Specifications of EPF6016TC144-3N

• Number Of Logic Elements/cells: 1320
• Number Of Labs/clbs: 132
• Number Of I /o: 117
• Number Of Gates: 16000
• Voltage - Supply: 4.75 V ~ 5.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 144-TQFP, 144-VQFP
• Family Name: FLEX 6000
• Number Of Usable Gates: 16000
• Number Of Logic Blocks/elements: 1320
• # I/os (max): 117
• Frequency (max): 125MHz
• Process Technology: SRAM
• Operating Supply Voltage (typ): 5V
• Logic Cells: 1320
• Device System Gates: 16000
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: TQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Total Ram Bits: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-1956; EPF6016TC144-3N

Figure 2. Logic Array Block
Altera Corporation
LAB or IOEs
Adjacent
To/From
Local Interconnect
Row Interconnect
The interleaved LAB structure—an innovative feature of the FLEX 6000
architecture—allows each LAB to drive two local interconnects. This
feature minimizes the use of the FastTrack Interconnect, providing higher
performance. An LAB can drive 20 LEs in adjacent LABs via the local
interconnect, which maximizes fitting flexibility while minimizing die
size. See
In most designs, the registers only use global clock and clear signals.
However, in some cases, other clock or asynchronous clear signals are
needed. In addition, counters may also have synchronous clear or load
signals. In a design that uses non-global clock and clear signals, inputs
from the first LE in an LAB are re-routed to drive the control signals for
that LAB. See
The 10 LEs in the LAB are driven by two
local interconnect areas. The LAB can drive
two local interconnect areas.
Figure
The row interconnect is
bidirectionally connected
to the local interconnect.
Figure
2.
FLEX 6000 Programmable Logic Device Family Data Sheet
3.
LEs can directly drive the row
and column interconnect.
Column Interconnect
To/From
Adjacent
LAB or IOEs
7