EP4SE530H40C3 Altera, EP4SE530H40C3 Datasheet - Page 551
EP4SE530H40C3
Manufacturer Part Number
EP4SE530H40C3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40C3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40C3ES
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP4SE530H40C3N
Manufacturer:
ALTERA
Quantity:
784
Part Number:
EP4SE530H40C3NES
Manufacturer:
ALTERA
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 551 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–93. Functional Blocks Enabled to Support Transceiver Channel Functionality
Table 1–39. Transmit and Receive Serial Pins (Part 1 of 2)
February 2011 Altera Corporation
tx_data_out
rx_data_in
REFCLK_[L,R][0,2,4,6]P,
GXB_CMURX_[L_R][0,2,4,6]P
GXB_TX_[L,R][0,2,4,6]
REFCLK_[L,R][1,3,5,7]P,
GXB_CMURX_[L_R][1,3,5,7]P
CMU Channel
1
Pins
High-speed clock
from the adjacent
Figure 1–93
channel functionality.
The CMU PLL is configured as a CDR to recover data. The dedicated input reference
clock pin is configured to receive serial data.
When configured as a full-duplex or receiver-only channel, the CMU PLL performs
the functionality of the receiver CDR and recovers clock from the incoming serial
data. The high-speed serial and low-speed parallel recovered clocks are used by the
deserializer in the CMU channel and the deserialized data is forwarded directly to the
FPGA fabric.
When configured as a full-duplex or transmitter-only channel, the serializer in the
CMU channel serializes the parallel data from the FPGA fabric and drives the serial
data to the transmitter buffer.
Table 1–39
CMU channel
(1)
(2)
(3)
(2)
CONFIGURED AS
lists the pins that are used as transmit and receive serial pins.
shows the functional blocks that are enabled to support the transceiver
CMU PLL
RX CDR
divider block
CMU Clock
(/1, /2, /4)
x4 clock line
Receive serial input for CMU Channel0
Receive serial input for CMU Channel1
When a CMU Channel is Configured
Transmit serial output for CMU
as a Transceiver Channel
Channel0
clock line
From xN
serializer
deserializer
top
Stratix IV Device Handbook Volume 2: Transceivers
clock line
From xN
bottom
When a CMU Channel is
Input reference clocks
Input reference clocks
Configured for Clock
Not available for use
From the
FPGA
Generation
fabric
FPGA
1–107
To the
fabric
Related parts for EP4SE530H40C3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: