EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 7

• Manufacturer Part Number: EP4SGX530HH35C2N
• Description: IC STRATIX IV FPGA 530K 1152HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 564
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-HBGA
• Family Name: Stratix® IV
• Number Of Logic Blocks/elements: 531200
• # Registers: 424960
• # I/os (max): 560
• Process Technology: 40nm
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 531200
• Ram Bits: 28033024
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1152
• Package Type: FCHBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Electrical Characteristics
Table 1–6. Transceiver Power Supply Operating Conditions for Stratix IV GX Devices
Table 1–7. Transceiver Power Supply Operating Conditions for Stratix IV GT Devices (Part 1 of 2)
April 2011 Altera Corporation
V
V
V
V
V
V
V
V
V
V
V
V
Notes to
(1) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating
(2) V
(3) n = 0, 1, 2, or 3.
(4) V
V
V
V
V
V
V
V
V
V
V
V
CCA_L
CCA_R
CCHIP_L
CCHIP_R
CCR_L
CCR_R
CCT_L
CCT_R
CCL_GXBLn
CCL_GXBRn
CCH_GXBLn
CCH_GXBRn
CCA_L
CCA_R
CCHIP_L
CCHIP_R
CCR_L
CCR_R
CCT_L
CCT_R
CCL_GXBLn
CCL_GXBRn
CCH_GXBLn
conditions could lead to unpredictable link behavior.
or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect V
connect V
CCA_L/R
CCH_GXBL/R
Symbol
Symbol
Table
(3)
(3)
must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR),
(3)
(3)
(3)
(3)
(3)
CCH_GXBL/R
1–6:
must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can
Transceiver high voltage power (left side)
Transceiver high voltage power (right side)
Transceiver HIP digital power (left side)
Transceiver HIP digital power (right side)
Receiver power (left side)
Receiver power (right side)
Transmitter power (left side)
Transmitter power (right side)
Transceiver clock power (right side)
Transmitter output buffer power (left side)
Transceiver high voltage power (left side)
Transceiver high voltage power (right side)
Transceiver HIP digital power (left side)
Transceiver HIP digital power (right side)
Receiver power (left side)
Receiver power (right side)
Transmitter power (left side)
Transmitter power (right side)
Transceiver clock power (right side)
Transmitter output buffer power (left side)
Transceiver clock power (left side)
Transmitter output buffer power (right side)
Transceiver clock power (left side)
to either 1.4 V or 1.5 V.
Table 1–6
Stratix IV GX devices.
Table 1–7
transceiver power supply.
lists the transceiver power supply recommended operating conditions for
lists the recommended operating conditions for the Stratix IV GT
Description
Description
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
2.85/2.375
1.33/1.425
Minimum
Minimum
1.045
1.045
1.045
1.045
3.17
3.17
0.92
0.92
1.15
1.15
1.15
1.15
1.15
1.15
1.33
0.87
0.87
1.05
1.05
(Note 1)
3.0/2.5
1.4/1.5
Typical
Typical
0.95
0.95
0.9
0.9
1.1
1.1
1.1
1.1
1.1
1.1
CCA_L/R
3.3
3.3
1.2
1.2
1.2
1.2
1.2
1.2
1.4
(2)
(4)
to either 3.0 V or 2.5 V.
(Note
3.15/2.625
1.47/1.575
Maximum
Maximum
1.155
1.155
1.155
1.155
0.93
0.93
1.15
1.15
3.43
3.43
0.98
0.98
1.25
1.25
1.25
1.25
1.25
1.25
1.47
1),
(2)
Unit
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
1–5