XC5VLX220T-1FFG1738C Xilinx Inc, XC5VLX220T-1FFG1738C Datasheet - Page 344

IC FPGA VIRTEX-5 220K 1738FBGA

XC5VLX220T-1FFG1738C

Manufacturer Part Number
XC5VLX220T-1FFG1738C
Description
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX220T-1FFG1738C

Total Ram Bits
7815168
Number Of Logic Elements/cells
221184
Number Of Labs/clbs
17280
Number Of I /o
680
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1738-BBGA, FCBGA
No. Of Logic Blocks
17280
No. Of Macrocells
220000
Family Type
Virtex-5
No. Of Speed Grades
1
No. Of I/o's
680
Clock Management
DCM, PLL
Core Supply
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX220T-1FFG1738C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX220T-1FFG1738C
Manufacturer:
XILINX
0
Part Number:
XC5VLX220T-1FFG1738C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX220T-1FFG1738C
0
Chapter 7: SelectIO Logic Resources
OLOGIC Resources
344
X-Ref Target - Figure 7-21
Instantiating Multiple IDELAYCTRLs Without LOC Constraints
Instantiating multiple IDELAYCTRL instances without LOC properties is prohibited. If
this occurs, an error is issued by the implementation tools.
OLOGIC consists of two major blocks, one to configure the output data path and the other
to configure the 3-state control path. These two blocks have a common clock (CLK) but
different enable signals, OCE and TCE. Both have asynchronous and synchronous set and
reset (SR and REV signals) controlled by an independent SRVAL attribute as described in
the
RST_NOLOC
Table 7-1
REFCLK
and
Figure 7-21: Mixed Instantiation of IDELAYCTRL Elements
Table
.
.
.
.
.
.
rst_1
rst_2
rst_n
7-2.
www.xilinx.com
.
.
.
all IDELAYCTRL
Replicated for
Instantiated without
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
IDELAYCTRL_noloc
IDELAYCTRL_noloc
IDELAYCTRL_noloc
Instantiated with
LOC Constraint
LOC Constraint
IDELAYCTRL_1
IDELAYCTRL_2
IDELAYCTRL_n
sites
.
.
.
.
.
.
RDY
RDY
RDY
RDY
RDY
RDY
Auto-generated
by mapper tool
rdy_1
rdy_2
rdy_n
.
.
.
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
RDY_NOLOC
ug190_7_16_041306

Related parts for XC5VLX220T-1FFG1738C