XC5VLX220T-1FFG1738C Xilinx Inc, XC5VLX220T-1FFG1738C Datasheet - Page 56
XC5VLX220T-1FFG1738C
Manufacturer Part Number
XC5VLX220T-1FFG1738C
Description
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VLX220T-1FFG1738C
Total Ram Bits
7815168
Number Of Logic Elements/cells
221184
Number Of Labs/clbs
17280
Number Of I /o
680
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1738-BBGA, FCBGA
No. Of Logic Blocks
17280
No. Of Macrocells
220000
Family Type
Virtex-5
No. Of Speed Grades
1
No. Of I/o's
680
Clock Management
DCM, PLL
Core Supply
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX220T-1FFG1738C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX220T-1FFG1738C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- Current page: 56 of 385
- Download datasheet (14Mb)
Chapter 2: Clock Management Technology
56
DCM Status and Data Output Ports
Locked Output - LOCKED
Phase-Shift Done Output - PSDONE
Status or Dynamic Reconfiguration Data Output - DO[15:0]
The LOCKED output indicates whether the DCM clock outputs are valid, i.e., the outputs
exhibit the proper frequency and phase. After a reset, the DCM samples several thousand
clock cycles to achieve lock. After the DCM achieves lock, the LOCKED signal is asserted
High. The DCM timing parameters section of the Virtex-5 FPGA Data Sheet provides
estimates for locking times.
To guarantee an established system clock at the end of the start-up cycle, the DCM can
delay the completion of the device configuration process until after the DCM is locked. The
STARTUP_WAIT attribute activates this feature. The
description provides further information.
Until the LOCKED signal is asserted High, the DCM output clocks are not valid and can
exhibit glitches, spikes, or other spurious movement. In particular, the CLK2X output
appears as a 1x clock with a 25/75 duty cycle.
The phase-shift done (PSDONE) output signal is synchronous to PSCLK. At the
completion of the requested phase shift, PSDONE pulses High for one period of PSCLK.
This signal also indicates a new change to the phase shift can be initiated. The PSDONE
output signal is not valid if the phase-shift feature is not being used or is in fixed mode.
The DO output bus provides DCM status or data output when using dynamic
reconfiguration
available in the Dynamic Reconfiguration chapter of the Virtex-5 FPGA Configuration Guide
for more information.
If the dynamic reconfiguration port is not used, using DCM_BASE instead of DCM_ADV
is strongly recommended.
Table 2-4: DCM Status Mapping to DO Bus
DO[0]
DO[1]
DO[2]
DO Bit
Phase-shift overflow
CLKIN stopped
CLKFX stopped
(Table
Status
2-4). Further information on using DO as the data output is
www.xilinx.com
Asserted when the DCM is phase-shifted beyond the
allowed phase-shift value or when the absolute delay
range of the phase-shift delay line is exceeded. DO[0] is
deasserted if the phase shift feature is not used
(CLKOUT_PHASE_SHIFT=NONE).
Asserted when the input clock is stopped (CLKIN
remains High or Low for one or more clock cycles).
When CLKIN is stopped, the DO[1] CLKIN stopped
status is asserted within nine CLKIN cycles. When
CLKIN is restarted, CLK0 starts toggling and DO[1] is
deasserted within nine clock cycles.
Asserted when CLKFX stops. The DO[2] CLKFX
stopped status is asserted within 260 cycles after
CLKFX stopped. CLKFX does not resume, and DO[2] is
not deasserted until the DCM is reset. DO[2] is
deasserted if the CLKFX/CLKFX180 output is not used.
STARTUP_WAIT Attribute
Description
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Related parts for XC5VLX220T-1FFG1738C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA Virtex®-5 Family 221184 Cells 65nm (CMOS) Technology 1V 1738-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1738FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1760FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1760FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1760FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1760FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1760FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 220K 1760FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-5 Family 221184 Cells 65nm (CMOS) Technology 1V 1760-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet: