FW80200M733SL678 Intel, FW80200M733SL678 Datasheet - Page 10

• Manufacturer Part Number: FW80200M733SL678
• Description: IC I/O PROCESSOR 733MHZ 241-BGA
• Manufacturer: Intel

Specifications of FW80200M733SL678

• Rohs Status: RoHS non-compliant
• Processor Type: I/O
• Features: XScale Core
• Speed: 733MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 241-BGA
• Other names: 844850

Intel
Functional Overview
2.6
2.7
10
®
80200 Processor based on Intel
Data Cache (D-Cache)
The D-Cache can contain high-use data such as lookup tables and filter coefficients, allowing the
core access to data at core frequencies. This prevents core stalls caused by multicycle accesses to
external memory.
The 32 KByte d-cache is 32-set/32-way associative, where each set contains 32-ways and each
way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty
bits (one for each of two 8-byte groupings in a line), and one valid bit. For each of the 32 sets,
0-28 ways can be locked, unlocked, or used as local SRAM. Unlocked ways are replaceable via a
round robin policy.
The d-cache (together with the mini-data cache) can be enabled or disabled. Attribute bits within
the descriptors contained in the DTLB of the DMMU provide significant control over an enabled
d-cache. These bits specify cache operating modes such as read and write allocate, write-back,
write-through, and d-cache versus mini-data cache targeting
The d-cache (and mini-data cache) work with the load buffer and pend buffer to provide
“hit-under- miss” capability that allows the core to access other data in the cache after a “miss” is
encountered (see
information). The d-cache (and mini-data cache) works in conjunction with the write buffer for
data that is to be stored to memory (see
information).
Mini-Data Cache
The Mini-data Cache can contain frequently changing data streams such as MPEG video, allowing
the core access to data streams at core frequencies. This prevents core stalls caused by multicycle
accesses to external memory. The mini-data cache relieves the d-cache of data “thrashing” caused
by frequently changing data streams.
The 2 KByte mini-data cache is 32-set/2-way associative, where each set contains 2-ways and each
way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty
bits (one for each of two 8-byte groupings in a line), and a valid bit. The mini-data cache uses a
round robin replacement policy, and cannot be locked.
The mini-data cache (together with the d-cache) can be enabled or disabled. Attribute bits
contained within a coprocessor register specify operating modes write and/or read allocate,
write-back, and write-through.
The mini-data cache (and d-cache) work with the load buffer and pend buffer to provide
“hit-under-miss” capability that allows the core to access other data in the cache after a “miss” is
encountered (see
information). The mini-data cache (and d-cache) works in conjunction with the write buffer for
data that is to be stored to memory (see
information).
January 2003
Section 2.8, “Fill Buffer (FB) and Pend Buffer (PB)” on page 11
Section 2.8, “Fill Buffer (FB) and Pend Buffer (PB)” on page 11
®
XScale
™
Datasheet - Commercial and Extended Temperature (80200T)
Microarchitecture
Section 2.9, “Write Buffer (WB)” on page 11
Section 2.9, “Write Buffer (WB)” on page 11
for more
for more
for more
for more