FW80200M733SL678 Intel, FW80200M733SL678 Datasheet - Page 12

• Manufacturer Part Number: FW80200M733SL678
• Description: IC I/O PROCESSOR 733MHZ 241-BGA
• Manufacturer: Intel

Specifications of FW80200M733SL678

• Rohs Status: RoHS non-compliant
• Processor Type: I/O
• Features: XScale Core
• Speed: 733MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 241-BGA
• Other names: 844850

Intel
Functional Overview
2.11
2.12
2.13
2.14
12
®
80200 Processor based on Intel
Clock and Power Management
The Intel
block only when it is needed. Low power modes are selectable by programming CP 14, register 6.
The Intel
set by programming CP14, Register 7. This enables software to conserve power by matching the
core clock frequency to the current workload.
Performance Monitoring Unit (PMU)
The Performance Monitoring Unit contains two 32-bit event counters and one 32-bit clock counter.
The event counters can be programmed to monitor i-cache hit rate, data caches hit rate, ITLB hit
rate, DTLB hit rate, pipeline stalls, BTB prediction hit rate, and instruction execution count.
Debug Unit
The Debug Unit is accessed through the JTAG port. The industry-standard IEEE1149.1 JTAG port
consists of a Test Access Port (TAP) controller, Boundary-Scan register, instruction and data
registers, and dedicated signals TDI, TDO, TCK, TMS, and TRST#. The debug unit, when used
with debugger application code running on a host system outside of the Intel
allows a program running on the Intel
application code or a debug exception to stop program execution and re-direct execution to a debug
handling routine. Debug exceptions are instruction breakpoint, data breakpoint, software
breakpoint, external debug breakpoint, exception vector trap, and trace buffer full breakpoint. Once
execution has stopped, the debugger application code can examine or modify the core’s state,
co-processor state, or memory. The debugger application code can then restart program execution.
The debug unit has two hardware instruction breakpoint registers, two hardware data breakpoint
registers, and a hardware data breakpoint control register. The second data breakpoint register can
be alternatively used as a mask register for the first data breakpoint register. A 256-entry trace
buffer provides the ability to capture control flow messages or addresses. A JTAG instruction
(LDIC) can be used to download a debug handler via the JTAG port to the mini-instruction cache
(the i-cache has a 2 KByte mini-instruction cache, like the mini-data cache, that is used only to
hold a debug handler).
Extended Temperature (80200T)
The 80200T processor (based on the high-performance, ultra-low power Intel Xscale™
technology) operates at speeds up to 733MHz while consuming less than 1.3w and can operate at
temperatures ranging from -40 to +85 degrees Celsius.
The 80200T is functionally identical to the commercial temperature 80200 processor. All
information in this datasheet applies to the 80200T unless otherwise noted. See the 80200
Specification Update for more information.
January 2003
®
®
80200 processor was designed with power saving techniques that power-up a functional
80200 processor was designed to allow dynamic clocking. The core clock frequency is
®
XScale
™
Datasheet - Commercial and Extended Temperature (80200T)
®
Microarchitecture
80200 processor to be debugged. It allows the debugger
®
80200 processor,