LAN9115-MT SMSC, LAN9115-MT Datasheet - Page 45

IC ETHERNET CTRLR 10/100 100TQFP

LAN9115-MT

Manufacturer Part Number
LAN9115-MT
Description
IC ETHERNET CTRLR 10/100 100TQFP
Manufacturer
SMSC
Type
Single Chip MAC and PHYr
Datasheet

Specifications of LAN9115-MT

Controller Type
Ethernet Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
IEEE 802.3 or IEEE 802.3u
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
3.3 V
Supply Voltage (min)
1.8 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
100BASE-TX or 10BASE-T
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1010

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9115-MT
Manufacturer:
Standard
Quantity:
1 907
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
672
Part Number:
LAN9115-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN9115-MT
Manufacturer:
SMSC/PBF
Quantity:
182
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9115-MT
Quantity:
2
Company:
Part Number:
LAN9115-MT
Quantity:
124
Company:
Part Number:
LAN9115-MT
Quantity:
106
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
3 994
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
20 000
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9115
The process is complete. The LAN9115 is now operational using the newly selected MII device.
The above procedure must be repeated each time the MII port is switched. The procedure is identical
when switching from internal PHY to external MII, or vice-versa.
Set EXT_PHY_SEL described in
the desired MII port. This step switches the RXD[3:0], RX_DV, RX_ER, TXD[3:0], TX_EN, CRS
and COL signals to the desired port.
Set PHY_CLK_SEL described in
the desired port. This must be the same port that is selected by EXT_PHY_SEL.
The host must wait a period of time of not less than 5 cycles of the slowest, newly enabled clock
before executing the next step in this procedure.
Enable theLAN9115 transmitter.
Enable the LAN9115 receiver.
DATASHEET
Section 5.3.9, "HW_CFG—Hardware Configuration Register"
Section 5.3.9, "HW_CFG—Hardware Configuration Register"
45
Revision 1.5 (07-11-08)
to
to

Related parts for LAN9115-MT