LAN91C96-MU SMSC, LAN91C96-MU Datasheet - Page 62

IC ETHERNET CTLR MAC PHY 100TQFP

LAN91C96-MU

Manufacturer Part Number
LAN91C96-MU
Description
IC ETHERNET CTLR MAC PHY 100TQFP
Manufacturer
SMSC
Datasheet

Specifications of LAN91C96-MU

Controller Type
Ethernet Controller (IEEE 802.3)
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
638-1018

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN91C96-MU
Manufacturer:
SMSC
Quantity:
1 430
Part Number:
LAN91C96-MU
Manufacturer:
Standard
Quantity:
2 701
Part Number:
LAN91C96-MU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN91C96-MU
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.0 (10-24-08)
0 THROUGH 7
The 64 bit multicast table is used for group address filtering. The hash value is defined as the six most
significant bits of the CRC of the destination addresses. The three msb's determine the register to be used
(MT0-7), while the other three determine the bit within the register. If the appropriate bit in the table is set,
the packet is received.
If the ALMUL bit in the RCR register is set, all multicast addresses are received regardless of the multicast
table values.
software. But the hash value being a part of the receive status word, the receive routine can reduce the
search time significantly. With the proper memory structure, the search is limited to comparing only the
multicast addresses that have the actual hash value in question.
I/O SPACE - BANK3
This register contains status bits and control bits for management of different transceivers modules. Some
of the pins are shared with the serial EEPROM interface. Management is software controlled, and does not
use the serial EEPROM and the transceiver management functions at the same time.
OFFSET
OFFSET
I/O SPACE - BANK 3
0
0
0
0
0
0
0
0
8
0
0
0
0
0
0
0
0
0
0
Hashing is for a partial group address filtering scheme. Additional filtering is done in
0
0
MANAGEMENT INTERFACE
MULTICAST TABLE
0
0
0
0
0
0
0
0
1
1
DATASHEET
NAME
NAME
Multicast Table 0
Multicast Table 1
Multicast Table 2
Multicast Table 3
Multicast Table 4
Multicast Table 5
Multicast Table 6
Multicast Table 7
0
0
0
0
0
0
0
0
1
1
Page 62
nXNDEC
MDOE
Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet
0
0
0
0
0
0
0
0
0
MCLK
IOS2
READ/WRITE
READ/WRITE
0
0
0
0
0
0
0
0
0
TYPE
TYPE
IOS1
MDI
0
0
0
0
0
0
0
0
0
SYMBOL
SYMBOL
IOS0
MD0
MGMT
SMSC LAN91C96 5v&3v
0
MT
0
0
0
0
0
0
0
0
Datasheet

Related parts for LAN91C96-MU