DP83902AVLJ National Semiconductor, DP83902AVLJ Datasheet - Page 24
![IC CTRLR SER NETWORK IN 100PQFP](/photos/6/83/68311/14-100-pqfp_sml.jpg)
DP83902AVLJ
Manufacturer Part Number
DP83902AVLJ
Description
IC CTRLR SER NETWORK IN 100PQFP
Manufacturer
National Semiconductor
Datasheet
1.DP83902AVJGNOPB.pdf
(70 pages)
Specifications of DP83902AVLJ
Controller Type
Serial Network Interface Controller
Interface
Serial
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
140mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-MQFP, 100-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*DP83902AVLJ
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DP83902AVLJ
Manufacturer:
NS
Quantity:
2 500
Company:
Part Number:
DP83902AVLJ
Manufacturer:
RAYCHEM
Quantity:
2 500
Company:
Part Number:
DP83902AVLJ
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83902AVLJ
Manufacturer:
NS/国半
Quantity:
20 000
10 0 Internal Registers
All registers are 8-bit wide and mapped into four pages
which are selected in the Command Register (PS0 PS1)
Pins RA0–RA3 are used to address registers within each
page Page 0 registers are those registers which are com-
10 1 REGISTER ADDRESS MAPPING
10 2 REGISTER ADDRESS ASSIGNMENTS
Page 0 Address Assignments (PS1
RA0 –RA3
00H
01H
02H
03H
04H
05H
06H
07H
08H
Command (CR)
Current Local DMA
Address 0 (CLDA0)
Current Local DMA
Address 1 (CLDA1)
Boundary Pointer
(BNRY)
Transmit Status
Register (TSR)
Number of Collisions
Register (NCR)
FIFO (FIFO)
Interrupt Status
Register (ISR)
Current Remote DMA Remote Start Address
Address 0 (CRDA0)
RD
Command (CR)
Page Start Register
(PSTART)
Page Stop Register
(PSTOP)
Boundary Pointer
(BNRY)
Transmit Page Start
Address (TPSR)
Transmit Byte Count
Register 0 (TBCR0)
Transmit Byte Count
Register 1 (TBCR1)
Interrupt Status
Register (ISR)
Register 0 (RSAR0)
e
0 PS0
WR
e
0)
24
monly accessed during ST-NIC operation while page 1 reg-
isters are used primarily for initialization The registers are
partitioned to avoid having to perform two write read cycles
to access commonly used registers
RA0– RA3
09H
0AH
0BH
0CH
0DH
0EH
0FH
Current Remote DMA Remote Start Address
Address 1 (CRDA1)
Reserved
Reserved
Receive Status
Register (RSR)
Tally Counter 0
(Frame Alignment
Errors) (CNTR0)
Tally Counter 1
(CRC Errors)
(CNTR1)
Tally Counter 2
Missed Packet
Errors) (CNTR2)
RD
TL F 11157 – 18
Register 1 (RSAR1)
Remote Byte Count
Register 0 (RBCR0)
Remote Byte Count
Register 1 (RBCR1)
Receive Configuration
Register (RCR)
Transmit Configuration
Register (TCR)
Data Configuration
Register (DCR)
Interrupt Mask
Register (IMR)
WR