STM32W108CBU64TR STMicroelectronics, STM32W108CBU64TR Datasheet - Page 84

no-image

STM32W108CBU64TR

Manufacturer Part Number
STM32W108CBU64TR
Description
MCU, RF, 32BIT, 128K FLASH, 48VFQFPN
Manufacturer
STMicroelectronics
Series
STM32r
Datasheets

Specifications of STM32W108CBU64TR

Controller Family/series
STM32
Core Size
32bit
No. Of I/o's
24
Program Memory Size
128KB
Ram Memory Size
8KB
Cpu Speed
24MHz
Oscillator Type
Internal, External
No. Of Timers
2
Rohs Compliant
Yes
Applications
RF4CE, Remote Control
Core Processor
ARM® Cortex-M3™
Program Memory Type
FLASH (128 kB)
Controller Series
STM32W
Ram Size
8K x 8
Interface
I²C, SPI, UART/USART
Number Of I /o
24
Voltage - Supply
1.18 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-VFQFN Exposed Pad
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32W108CBU64TR
Manufacturer:
IDT
Quantity:
5 803
Part Number:
STM32W108CBU64TR
Manufacturer:
ST
0
Part Number:
STM32W108CBU64TR
Manufacturer:
ST
Quantity:
20 000
Serial interfaces
9.5.3
9.6
84/209
Interrupts
I
To enable CPU interrupts, set the desired interrupt bits in the second level INT_SCxCFG
register, and enable the top level SCx interrupt in the NVIC by writing the INT_SCx bit in the
INT_CFGSET register.
Universal asynchronous receiver / transmitter (UART)
The SC1 UART is enabled by writing 1 to SC1_MODE. The SC2 serial controller does not
include UART functions.
The UART supports the following features:
The UART uses two signals to transmit and receive serial data:
If RTS/CTS flow control is enabled, these two signals are also used:
The GPIO pins assigned to these signals are shown in
Table 20.
1. Only used if RTS/CTS hardware flow control is enabled.
2
Direction
GPIO configuration
SC1 pin
C master controller interrupts are generated on the following events:
Bus command (SC_TWISTART/SC_TWISTOP) completed (0 to 1 transition of
SC_TWICMDFIN)
Character transmitted and slave device responded with NACK
Character transmitted (0 to 1 transition of SC_TWITXFIN)
Character received (0 to 1 transition of SC_TWIRXFIN)
Received and lost character while receive FIFO was full (receive overrun error)
Transmitted character while transmit FIFO was empty (transmit underrun error)
Flexible baud rate clock (300 bps to 921.6 bps)
Data bits (7 or 8)
Parity bits (none, odd, or even)
Stop bits (1 or 2)
False start bit and noise filtering
Receive and transmit FIFOs
Optional RTS/CTS flow control
Receive and transmit DMA channels
TXD (Transmitted Data) - serial data received by the STM32W108
RXD (Received Data) - serial data sent by the STM32W108
nRTS (Request To Send) - indicates the STM32W108 is able to receive data RXD
nCTS (Clear To Send) - inhibits sending data from the STM32W108 if not asserted
Parameter
UART GPIO usage
Alternate Output
(push-pull)
Output
TXD
PB1
Doc ID 16252 Rev 8
Input
Input
RXD
PB2
Table
STM32W108CB, STM32W108HB
20.
nCTS
Input
Input
PB3
(1)
Alternate Output
(push-pull)
nRTS
Output
PB4
(1)

Related parts for STM32W108CBU64TR