WM8311GEB/V Wolfson Microelectronics, WM8311GEB/V Datasheet
WM8311GEB/V
Specifications of WM8311GEB/V
Related parts for WM8311GEB/V
WM8311GEB/V Summary of contents
Page 1
... Package Options • 8x8mm, 121-ball BGA package, 0.65mm ball pitch APPLICATIONS • Portable Media Players • Portable Navigation Devices • Cellular Handsets • Electronic Books • Electronic Gaming Devices http://www.wolfsonmicro.com/enews WM8311 Pre-Production, December 2009, Rev 3.0 Copyright ©2009 Wolfson Microelectronics plc ...
Page 2
WM8311 BLOCK DIAGRAM DBVDD Interrupt and Primary Control DBGND Reset Controller PROGVDD System Register Map and LED1 Status Application Processor LED2 LED Interface Driver GPIO1 GPIO2 GPIO3 GPIO4 Multi- GPIO5 GPIO6 Function Pin GPIO7 (GPIO) GPIO8 Controller GPIO9 GPIO10 GPIO11 ...
Page 3
Pre-Production TYPICAL APPLICATIONS The WM8311 is designed as a system PMIC device that manages multiple power supply paths (wall adapter, USB, battery) and generates configurable DC supplies to power processors and associated peripherals within a system. The WM8311 provides three ...
Page 4
WM8311 DESCRIPTION ....................................................................................................... 1 FEATURES............................................................................................................. 1 APPLICATIONS ..................................................................................................... 1 BLOCK DIAGRAM ................................................................................................. 2 TYPICAL APPLICATIONS ..................................................................................... 3 TABLE OF CONTENTS ......................................................................................... 4 1 PIN CONFIGURATION .................................................................................. 9 2 ORDERING INFORMATION .......................................................................... 9 3 PIN DESCRIPTION ...................................................................................... 10 4 THERMAL CHARACTERISTICS ...
Page 5
Pre-Production 12.5 SOFTWARE RESET AND CHIP ID ................................................................ 44 12.6 SOFTWARE SCRATCH REGISTER .............................................................. 44 13 CLOCKING AND OSCILLATOR CONTROL ............................................... 45 13.1 GENERAL DESCRIPTION ............................................................................. 45 13.2 CRYSTAL OSCILLATOR ................................................................................ 47 13.3 FREQUENCY LOCKED LOOP (FLL) ............................................................. 48 13.3.1 ...
Page 6
WM8311 15.12.6 MONITORING AND FAULT REPORTING ....................................................................... 86 15.13 POWER MANAGEMENT INTERRUPTS ........................................................ 86 15.14 POWER GOOD INDICATION ........................................................................ 87 15.15 DC-DC CONVERTER OPERATION ............................................................... 88 15.15.1 OVERVIEW...................................................................................................................... 88 15.15.2 DC-DC STEP DOWN CONVERTERS ............................................................................. 89 15.15.3 DC-DC STEP UP ...
Page 7
Pre-Production 20.3 RTC INTERRUPTS ...................................................................................... 134 20.4 DIGITAL RIGHTS MANAGEMENT ............................................................... 135 20.5 BACKUP MODE CLOCKING OPTIONS ....................................................... 135 21 GENERAL PURPOSE INPUTS / OUTPUTS (GPIO) ................................. 136 21.1 GENERAL DESCRIPTION ........................................................................... 136 21.2 GPIO FUNCTIONS ....................................................................................... 136 21.3 CONFIGURING ...
Page 8
WM8311 30.6 BATTERY TEMPERATURE MONITORING COMPONENTS ....................... 286 30.7 PCB LAYOUT ............................................................................................... 289 31 PACKAGE DIAGRAM ................................................................................ 290 32 IMPORTANT NOTICE ................................................................................ 291 w Pre-Production PP, December 2009, Rev 3.0 8 ...
Page 9
... H LDO3VDD LDO3VOUT CLKOUT J LDO2VDD LDO2VOUT CLKIN K LDO1VDD LDO1VOUT DBVDD2 L GND CIFMODE DBGND 2 ORDERING INFORMATION ORDER CODE TEMPERATURE RANGE (T WM8311GEB/V -40°C to +85°C WM8311GEB/RV -40°C to +85°C Note: Reel quantity = 2200 DC3GND DC2VDD DC2LX DC2GND DC3GND DC2VDD DC2LX DC2GND GND DC2FB SDA1 ...
Page 10
WM8311 3 PIN DESCRIPTION Notes: 1. Pins are sorted by functional groups. 2. The power domain associated with each pin is noted; VPMIC is the domain powered by LDO12 for the ‘always-on’ functions internal to the WM8311. PIN NAME Touch ...
Page 11
Pre-Production PIN NAME L2 CIFMODE Digital Input D5 SDOUT1 Digital Output C7 SCLK1 Digital Input C6 SDA1 C8 CS ¯ ¯ Digital Input G7 SCLK2 H8 SDA2 C11 DBVDD1 K3 DBVDD2 L3 DBGND OTP Memory C2 PROGVDD DC-DC Converters and ...
Page 12
WM8311 PIN NAME J1 LDO2VDD J2 LDO2VOUT Analogue Output H1 LDO3VDD H2 LDO3VOUT Analogue Output E1 LDO4VDD E2 LDO4VOUT Analogue Output D1 LDO5VDD D2 LDO5VOUT Analogue Output G1 LDO7VDD G2 LDO7VOUT Analogue Output G9 LDO11VOUT Analogue Output J10, K10 LDO12VOUT ...
Page 13
Pre-Production 4 THERMAL CHARACTERISTICS Thermal analysis must be performed in the intended application to prevent the WM8311 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the ...
Page 14
WM8311 5 ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical ...
Page 15
Pre-Production 6 RECOMMENDED OPERATING CONDITIONS PARAMETER Wall Input power source WALLVDD Battery Input power source BATTVDD USB Input power source USBVDD Backup Battery power source BACKUPVDD Digital buffer supply DBVDD1, DBVDD2 Touch Panel supply TPVDD (see note 1) OTP Programming ...
Page 16
WM8311 7 ELECTRICAL CHARACTERISTICS 7.1 DC-DC STEP DOWN CONVERTERS DC-DC1 and DC-DC2 Unless otherwise noted 3.8V OUT PARAMETER SYMBOL Input Voltage V IN Programmable V F OUT SW Output Voltage Step Size V ...
Page 17
Pre-Production DC-DC3 Unless otherwise noted 3.8V OUT PARAMETER SYMBOL Input Voltage V IN Programmable V OUT Output Voltage V Step Size V OUT OUT_STEP V Accuracy V V OUT IN OUT_ACC Output Current FCCM I OUT ...
Page 18
WM8311 PARAMETER SYMBOL N-channel I N_LIM Current limit 7.3 CURRENT SINKS Unless otherwise noted -40°C to +85ºC; Typical values are PARAMETER Sink Current Current Accuracy Current matching 7.4 LDO REGULATORS LDO1 Unless otherwise noted: V ...
Page 19
Pre-Production LDO2, LDO3 Unless otherwise noted 3.8V OUT PARAMETER SYMBOL Input Voltage V IN Programmable V OUT Output Voltage Output Current Normal mode I OUT Low power mode, LDOn_LP_MODE=0 Low power mode, LDOn_LP_MODE=1 V Accuracy V ...
Page 20
WM8311 PARAMETER SYMBOL I LOAD Power Supply PSRR I LOAD Rejection Ratio I LOAD I LOAD On Resistance R V DSON IN (Switch mode Current Limit OUT (Switch mode) Start-up time ...
Page 21
Pre-Production LDO11 Unless otherwise noted 3.8V OUT PARAMETER SYMBOL Programmable V OUT Output Voltage Output Current I OUT V Accuracy V V OUT IN OUT Line Regulation V V OUT LINE IN Load Regulation V I ...
Page 22
WM8311 7.7 BATTERY CHARGER Unless otherwise noted -40°C to +85ºC; Typical values are PARAMETER General Supply voltage (Voltage required to commence charging; note that charging can continue at lower supply voltages, eg. under current throttling ...
Page 23
Pre-Production 7.8 BACKUP BATTERY CHARGER Unless otherwise noted -40°C to +85ºC; Typical values are PARAMETER Supply voltage Target voltage Charger re-start threshold End of charge current Charge current Backup battery detect threshold Charge current accuracy ...
Page 24
WM8311 PARAMETER Output LOW Level 7.12 AUXILIARY ADC Unless otherwise noted -40°C to +85ºC; Typical values are PARAMETER Input resistance Input voltage range Input capacitance AUXADC Resolution AUXADC Conversion Time AUXADC accuracy 7.13 TOUCH PANEL ...
Page 25
Pre-Production 8 TYPICAL POWER CONSUMPTION Data to follow w WM8311 PP, December 2009, Rev 3.0 25 ...
Page 26
WM8311 9 TYPICAL PERFORMANCE DATA 9.1 DC-DC CONVERTERS Data to follow 9.2 LDO REGULATORS Data to follow w Pre-Production PP, December 2009, Rev 3.0 26 ...
Page 27
Pre-Production 10 SIGNAL TIMING REQUIREMENTS 10.1 CONTROL INTERFACE Figure 1 Control Interface Timing - 2-wire (I2C) Control Mode Test Conditions T = -40ºC to +125 ºC unless otherwise stated. J PARAMETER SCLK1 Frequency SCLK1 Low Pulse-Width SCLK1 High Pulse-Width Hold ...
Page 28
WM8311 Figure 2 Control Interface Timing - 4-wire (SPI) Control Mode (Write Cycle) CS (input) SCLK1 (input) SDOUT1 (output) Figure 3 Control Interface Timing - 4-wire (SPI) Control Mode (Read Cycle) Test Conditions T = -40ºC to +125 ºC unless ...
Page 29
Pre-Production 11 DEVICE DESCRIPTION 11.1 GENERAL DESCRIPTION The WM8311 is a multi-purpose Power Management device with a comprehensive range of features. The WM8311 provides 4 DC-DC Converters and 7 LDO Regulators which are all programmable to application-specific requirements. The on-board ...
Page 30
WM8311 PROGRAM - This is a special operating state which is used for programming the integrated OTP memory with the device configuration data. The settings stored in the OTP define the device configuration in the ON state, and also the ...
Page 31
Pre-Production The remaining transitions between the OFF, ON and SLEEP states may be initiated by a number of different mechanisms - some of them automatic, some of them user-controlled. Transitions between these states are time-controlled sequences of events. These are ...
Page 32
WM8311 Figure 5 Example Control Sequence for ‘ON’ state transition The possible ‘ON’ events that may trigger the ON sequence are listed in Table 3. The ON sequence is only permitted when the supply voltage SYSVDD exceeds a programmable threshold ...
Page 33
Pre-Production LDOs to power up. If the ON sequence has not completed within 2 seconds of starting the transition, then a Power Sequence Failure has occurred, resulting in the OFF state being forced. The most recent ON or WAKE event ...
Page 34
WM8311 ADDRESS R16399 (400Fh) OFF Source Table 2 Power State Control Registers w BIT LABEL DEFAULT 6 ON_SW_REQ 0 ON_RTC_ALM ON_ON_PIN 0 3 RESET_CNV_UV 0 2 RESET_SW 0 1 RESET_HW 0 0 RESET_WDOG 0 13 OFF_INTLDO_ERR 0 ...
Page 35
Pre-Production Table 3 lists all of the events which can trigger an ON, WAKE, OFF or SLEEP transition sequence. It also lists the associated status bits of the ‘ON Source’ and ‘OFF Source’ register bits which are asserted under each ...
Page 36
WM8311 Notes sequence is only permitted when the supply voltage SYSVDD exceeds a programmable threshold V Section 24.4 for details of SYSVDD voltage monitoring. 2. Selected OFF events may be masked during Battery Charging using the CHG_OFF_MASK ...
Page 37
Pre-Production 11.6 ON PIN FUNCTION The ON ¯ ¯ pin is intended for connection to the master power switch on the user’s application. It can be used to start-up the WM8311 from the SLEEP or OFF states and also to ...
Page 38
WM8311 ADDRESS R16401 (4011h) Interrupt Status 1 R16409 (4019h) Interrupt Status 1 Mask Table 6 ON Pin Interrupt 11.7 RESET PIN FUNCTION The RESET ¯ ¯ ¯ ¯ ¯ ¯ pin is an active low input/output which is used to ...
Page 39
Pre-Production The WM8311 can generate an Auxiliary Reset output via a GPIO pin configured as “Auxiliary Reset” output (see Section 21). This signal is asserted in the OFF state. The status of the Auxiliary Reset in the SLEEP state is ...
Page 40
WM8311 12 CONTROL INTERFACE 12.1 GENERAL DESCRIPTION The WM8311 is controlled by writing to its control registers. Readback is available for all registers, including Chip ID, power management status and GPIO status. The control interface can operate as a 2-wire ...
Page 41
Pre-Production Figure 7 Control Interface 2-wire (I2C) Register Write The sequence of signals associated with a single register read operation is illustrated in Figure 8. Figure 8 Control Interface 2-wire (I2C) Register Read The Control Interface also supports other register ...
Page 42
WM8311 Figure 10 Single Register Read from Specified Address Figure 11 Multiple Register Write to Specified Address using Auto-increment Figure 12 Multiple Register Read from Specified Address using Auto-increment Figure 13 Multiple Register Read from Last Address using Auto-increment Multiple ...
Page 43
Pre-Production 12.3 4-WIRE (SPI) CONTROL MODE In this mode, the WM8311 registers are accessed using a 4-wire serial control interface. The CS SCLK1 pins provide the ‘Chip Select’ and ‘Serial Data Clock’ functions respectively. Serial data input is supported on ...
Page 44
WM8311 ADDRESS R16392 (4008h) Security Key Table 13 Security Key Registers 12.5 SOFTWARE RESET AND CHIP ID A Software Reset can be commanded by writing to Register 0000h. This is a read-only register field and the contents of this register ...
Page 45
Pre-Production 13 CLOCKING AND OSCILLATOR CONTROL 13.1 GENERAL DESCRIPTION The WM8311 incorporates a 32.768kHz crystal oscillator in order to maintain the Real Time Clock (RTC). An external crystal is normally required. Alternatively, a 32.768kHz signal may be input directly on ...
Page 46
WM8311 A separate internal RC oscillator generates the required clocks for the integrated DC-DC Converters on the WM8311. Note that a 2MHz ‘External Power Clock’, derived from this oscillator, may be output on a GPIO pin to provide synchronised clocking ...
Page 47
Pre-Production ADDRESS Table 16 Clocking Control 13.2 CRYSTAL OSCILLATOR The crystal oscillator generates a 32.768kHz reference clock, which is used to provide reference clock for the Real Time Clock (RTC) in the WM8311. It may also be used as a ...
Page 48
WM8311 13.3 FREQUENCY LOCKED LOOP (FLL) The integrated FLL can be used to generate a clock on the CLKOUT pin from a wide variety of different reference sources and frequencies. The FLL can use either CLKIN or the 32.768kHz oscillator ...
Page 49
Pre-Production In order to follow the above requirements for F according to the desired output F range 90-100MHz. The available divisions are integers from 4 to 64. Some typical settings of FLL_OUTDIV are noted in Table 18. OUTPUT FREQUENCY F ...
Page 50
WM8311 The register fields that control the FLL are described in Table 20. ADDRESS R16530 (4092h) FLL Control 1 R16531 (4093h) FLL Control 2 R16532 (4094h) FLL Control 3 R16533 (4095h) FLL Control 4 w BIT LABEL DEFAULT FLL_FRAC 2 ...
Page 51
Pre-Production ADDRESS R16534 (4096h) FLL Control 5 Table 20 FLL Control 13.3.1 FLL AUTO MODE To simplify the configuration of the FLL, an ‘automatic’ mode is provided in order to synthesize a number of commonly used reference frequencies using the ...
Page 52
WM8311 14 BOOTSTRAPPING AND OTP MEMORY CONTROL 14.1 GENERAL DESCRIPTION The WM8311 is a highly configurable device which can be tailored specifically to the requirements of a complex system application. The sequencing and voltage control of the integrated DC-DC Converters ...
Page 53
Pre-Production The DORW contains 5 pages of data, as illustrated in Figure 18. Page 0 of the DORW contains a 128-bit pseudo-random unique ID. The unique ID is written to the OTP at the time of manufacture copied ...
Page 54
WM8311 14.3.2 START-UP FROM DBE MEMORY (DEVELOPMENT MODE) Development mode is selected if a logic high level (referenced to the LDO12 VPMIC voltage) is present on SCLK2. This should be implemented using a pull-up resistor. See Section 14.3.4 for details ...
Page 55
Pre-Production Figure 19 DBE Memory Connection Note that the WM8311 does not support programming the external DBE memory. External programming of DBE whilst physically connected to the WM8311 is possible by putting the WM8311 in the OFF state. This is ...
Page 56
WM8311 Interrupt event; the host processor should read the OTP/DBE Interrupt event flags to confirm the OTP/DBE command status following the assertion of the IRQ The programming supply voltage PROGVDD is required for the OTP Write commands and the OTP ...
Page 57
Pre-Production To write a single memory page, the applicable page is selected by setting the OTP_PAGE field. To write all memory pages, the OTP_BULK bit should be set to 1. Note that Page 0 and Page 1 will be programmed ...
Page 58
WM8311 14.4.5 OTP FINALISE COMMAND The Finalise command sets the OTP finalise bit for the user-programmable pages of the OTP memory. The Finalise commands are selected by writing 1 to the OTP_FINAL bit. Note that Page 0 and Page 1 ...
Page 59
Pre-Production ADDRESS Table 27 OTP Memory Control 14.5 OTP / DBE INTERRUPTS The OTP and DBE memories are associated with two Interrupt event flags. The OTP_CMD_END_EINT interrupt is set each time an OTP / DBE Command has completed or if ...
Page 60
WM8311 ADDRESS R16402 (4012h) Interrupt Status 2 R16410 (401Ah) Interrupt Status 2 Mask Table 28 OTP Memory Interrupts 14.6 DORW MEMORY CONTENTS The DORW is the DBE/OTP Register Window, as described in Section 14.2. Under normal operating conditions, this memory ...
Page 61
Pre-Production This page of data is normally loaded from OTP when ‘ON’ state transition is scheduled (except in Development Mode or if RECONFIG_AT_ON = 0). This page of data can also be loaded from OTP using the OTP_READ command; it ...
Page 62
WM8311 DC2_ON_VSEL [6:2] DC2_CAP [1:0] DC3_ON_SLOT [2:0] DC3_PHASE DC3_ON_VSEL [6:2] DC3_CAP [1:0] LDO1_ON_SLOT [2:0] LDO1_ON_VSEL [4:0] LDO2_ON_SLOT [2:0] LDO2_ON_VSEL [4:0] LDO3_ON_SLOT [2:0] LDO3_ON_VSEL [4:0] LDO4_ON_SLOT [2:0] LDO4_ON_VSEL [4:0] LDO5_ON_SLOT [2:0] LDO5_ON_VSEL [4:0] LDO7_ON_SLOT [2:0] LDO7_ON_VSEL [4:0] Table 30 DORW Page ...
Page 63
Pre-Production GP2_ENA GP2_FN [3:0] GP3_DIR GP3_PULL [1:0] GP3_INT_MODE GP3_PWR_DOM GP3_POL GP3_OD GP3_ENA GP3_FN [3:0] GP4_DIR GP4_PULL [1:0] GP4_INT_MODE GP4_PWR_DOM GP4_POL GP4_OD GP4_ENA GP4_FN [3:0] GP5_DIR GP5_PULL [1:0] GP5_INT_MODE GP5_PWR_DOM GP5_POL GP5_OD GP5_ENA GP5_FN [3:0] GP6_DIR GP6_PULL [1:0] GP6_INT_MODE GP6_PWR_DOM GP6_POL ...
Page 64
WM8311 14.6.5 DORW PAGE 4 Page 4 of the DORW occupies register addresses R30752 (7820h) to R30759 (7827h). This page of data is loaded from the third page of DBE memory (20h to 2Fh) when ‘ON’ state transition is scheduled ...
Page 65
Pre-Production 15 POWER MANAGEMENT 15.1 GENERAL DESCRIPTION The WM8311 provides 4 DC-DC Converters and 7 LDO Regulators. The DC-DC Converters comprise 3 step-down (Buck) converters and 1 step-up (Boost) converter. The Regulators comprise general purpose LDOs (LDO1 - LDO5) and ...
Page 66
WM8311 15.3 TIMESLOT CONTROL AND HARDWARE ENABLE (GPIO) CONTROL The DC-DC Converters 1-3 and LDO Regulators 1-5, 7 and 11 may be programmed to switch selected timeslot within the ON sequence using the DCm_ON_SLOT or LDOn_ON_SLOT fields. ...
Page 67
Pre-Production 15.4 OPERATING MODE CONTROL 15.4.1 DC-DC BUCK CONVERTERS The DC-DC (Buck) Converters DC-DC1, DC-DC2 and DC-DC3 can be configured to operate in four different operating modes. The operating modes are summarised in Table 33. For more detailed information on ...
Page 68
WM8311 For the standard LDOs, LDO1 - LDO5, two different Low Power modes are provided, offering limited load current capability and reduced quiescent current. When Low Power mode is selected in the ON or SLEEP power states, then the LDOn_LP_MODE ...
Page 69
Pre-Production When LDO11_VSEL_SRC = 1, the output voltage of LDO11 follows the voltage selection of DC-DC Converter 1. This enables both domains to be changed at the same time, eg. the processor core and processor ‘alive’ domains. The LDO11 output ...
Page 70
WM8311 The WM8311 can indicate the status of the Dynamic Voltage Scaling via a GPIO pin configured as a “DC-DC1 DVS Done” or “DC-DC2 DVS Done” output (see Section 21). When a GPIO pin is configured to indicate the DVS ...
Page 71
Pre-Production When a Hardware Control input is assigned to DC-DC Buck Converters 1-3, and is asserted, the operating mode and output voltage of the relevant DC-DC Converters is determined by the DCm_HWC_VSEL and DCm_HWC_MODE fields; this takes precedence over the ...
Page 72
WM8311 The DC-DC3 Buck Converter has a selectable overvoltage protection feature, controlled by DC3_OVP. This affects the converter response when DC3 is enabled or when its output voltage is increased. When the overvoltage protection is enabled, there is less overshoot ...
Page 73
Pre-Production The Enable and Status register bits for the External Power Enable (EPE) Controls are defined in Table 35. ADDRESS R16464 (4050h) DCDC Enable R16466 (4052h) DCDC Status Table 35 External Power Enable (EPE) Control 15.12.2 DC-DC (BUCK) CONVERTER CONTROL ...
Page 74
WM8311 ADDRESS R16471 (4057h) DC1 Control 2 R16472 (4058h) DC1 ON Config w BIT LABEL DEFAULT 1:0 DC1_CAP 00 15:14 DC1_ERR_A 00 CT [1:0] 12:11 DC1_HWC_ 00 SRC [1:0] DC1_HWC_ 10 0 VSEL 9:8 DC1_HWC_ 11 MODE [1:0] DC1_HC_TH 6:4 ...
Page 75
Pre-Production ADDRESS R16473 (4059h) DC1 SLEEP Control w BIT LABEL DEFAULT 6:2 DC1_ON_VS 00000 EL [6:2] DC1_ON_VS 1 [1:0] 15:13 DC1_SLP_S 000 LOT [2:0] 9:8 DC1_SLP_M 00 ODE [1:0] 6:0 DC1_SLP_V 000_0000 SEL [6:0] WM8311 DESCRIPTION DC-DC1 ON ...
Page 76
WM8311 ADDRESS R16474 (405Ah) DC1 DVS Control R16475 (405Bh) DC2 Control 1 R16476 (405Ch) DC2 Control 2 R16477 (405Dh) DC2 ON Config R16478 (405Eh) DC2 SLEEP Control R16479 (405Fh) DC2 DVS Control w BIT LABEL DEFAULT 12:11 DC1_DVS_S 00 RC ...
Page 77
Pre-Production ADDRESS R16480 (4060h) DC3 Control 1 R16481 (4061h) DC3 Control 2 R16482 (4062h) DC3 ON Config R16483 (4063h) DC3 SLEEP Control w BIT LABEL DEFAULT 12 DC3_PHASE 0 7 DC3_FLT 0 5:4 DC3_SOFT_ 01 START [1:0] 3:2 DC3_STNBY 01 ...
Page 78
WM8311 ADDRESS Table 36 DC-DC (Buck) Converter Control 15.12.3 DC-DC (BOOST) CONVERTER CONTROL The register controls for configuring the DC-DC4 (Boost) Converter are defined in Table 37. Note that the DC4_RANGE control register is locked by the WM8311 User Key. ...
Page 79
Pre-Production ADDRESS R16488 (4068h) LDO1 Control R16489 (4069h) LDO1 ON Control w BIT LABEL DEFAULT 15:14 LDO1_ERR_ 00 ACT [1:0] 12:11 LDO1_HWC 00 _SRC [1:0] 10 LDO1_HWC 0 _VSEL LDO1_HWC 9:8 10 _MODE 7 LDO1_FLT 0 6 LDO1_SWI 0 0 ...
Page 80
WM8311 ADDRESS R16490 (406Ah) LDO1 SLEEP Control R16491 (406Bh) LDO2 Control R16492 (406Ch) LDO2 ON Control R16493 (406Dh) LDO2 SLEEP Control R16494 (406Eh) w BIT LABEL DEFAULT 15:13 LDO1_SLP_ 000 SLOT [2:0] LDO1_SLP_ 8 0 MODE LDO1_SLP_ 4:0 00000 VSEL ...
Page 81
Pre-Production ADDRESS LDO3 Control R16495 (406Fh) LDO3 ON Control R16496 (4070h) LDO3 SLEEP Control R16497 (4071h) LDO4 Control R16498 (4072h) LDO4 ON Control R16499 (4073h) LDO4 SLEEP Control R16500 (4074h) LDO5 Control w BIT LABEL DEFAULT 12:11 LDO3_HWC 00 _SRC ...
Page 82
WM8311 ADDRESS R16501 (4075h) LDO5 ON Control R16502 (4076h) LDO5 SLEEP Control Table 38 LDO Regulators 1-5 Control The register controls for configuring the LDO Regulator 7 are defined in Table 39. Note that the LDO7_ON_SLOT and LDO7_ON_VSEL fields may ...
Page 83
Pre-Production ADDRESS R16507 (407Bh) LDO7 ON Control R16508 (407Ch) LDO7 SLEEP Control Table 39 LDO Regulator 7 Control w BIT LABEL DEFAULT 15:13 LDO7_ON_S 000 LOT [2:0] 8 LDO7_ON_ 0 MODE 4:0 LDO7_ON_V 00000 SEL [4:0] LDO7_SLP_ 15:13 000 SLOT ...
Page 84
WM8311 The register controls for configuring the LDO Regulator 11 are defined in Table 40. Note that the LDO11_ON_SLOT and LDO11_ON_VSEL fields may also be stored in the integrated OTP memory. See Section 14 for details. ADDRESS R16519 (4087h) LDO11 ...
Page 85
Pre-Production 15.12.5 EXTERNAL POWER ENABLE (EPE) CONTROL The register controls for configuring the External Power Enable (EPE) outputs are defined in Table 41. Note that the EPE1_ON_SLOT and EPE2_ON_SLOT fields may also be stored in the integrated OTP memory. See ...
Page 86
WM8311 15.12.6 MONITORING AND FAULT REPORTING The overvoltage, undervoltage and high current status registers are defined in Table 42. ADDRESS R16468 (4054h) DCDC UV Status R16469 (4055h) LDO UV Status Note number (1-5, 7) that identifies the ...
Page 87
Pre-Production ADDRESS R16403 (4013h) Interrupt Status 3 R16404 (4014h) Interrupt Status 4 R16411 (401Bh) Interrupt Status 3 Mask R16412 (401Ch) Interrupt Status 4 Mask Notes number (1-5, 7) that identifies the individual LDO Regulator ...
Page 88
WM8311 ADDRESS R16526 (408Eh) Power Good Source 1 R16527 (408Fh) Power Good Source 2 Table 44 PWR_GOOD (GPIO) Configuration 15.15 DC-DC CONVERTER OPERATION 15.15.1 OVERVIEW The WM8311 provides four DC-DC switching converters. Three of these are Buck (Step-down) converters; the ...
Page 89
Pre-Production 15.15.2 DC-DC STEP DOWN CONVERTERS DC-DC Converters 1, 2 and 3 are synchronous Buck converters which deliver high performance and high efficiency across a wide variety of operating conditions. The high switching frequency, together with the current mode architecture, ...
Page 90
WM8311 Continuous / Discontinuous Conduction with Pulse-Skipping Mode (CCM/DCM with PS) This is an automatic mode that selects different control modes according to the load conditions. The converter supports the full range of load conditions in this mode, and automatically ...
Page 91
Pre-Production Hysteretic mode is suitable for light load conditions only, and only suitable for operating modes that are not sensitive to wide band RF/EMI effects. The output voltage ripple (and frequency) is load dependent, and is generally worse than DCM ...
Page 92
WM8311 Typical Connections The typical connections to DC-DC Converter 1 are illustrated in Figure 20. The equivalent circuit applies to DC-DC Converters 2 and 3 also. The input voltage connection to DC-DC Converters 1, 2 and 3 is provided on ...
Page 93
Pre-Production DC4_FBSRC = 0 (ISINK1) DC4_FBSRC = 1 (ISINK2) Figure 21 Step-Up DC-DC Converter Connections Note that the recommended output capacitor C The DC4_RANGE register field must be set according to the required output voltage. See Section 30.4 for details ...
Page 94
WM8311 The input voltage to these LDOs is provided on pin LDOnVDD for each of LDO1-5, 7 respectively. These input voltages may be provided from the SYSVDD voltage node. LDO11 is a configurable LDO intended for ‘always-on’ functions external to ...
Page 95
Pre-Production 16 CURRENT SINKS 16.1 GENERAL DESCRIPTION The WM8311 provides two Current Sinks, ISINK1 and ISINK2. These are programmable constant- current sinks designed to drive strings of serially connected LEDs, including white LEDs used in display backlight applications. The WM8311 ...
Page 96
WM8311 When the Current Sinks output drive is enabled or disabled using CS1_DRIVE or CS2_DRIVE, the current ramps up or down at a programmable rate. The ramp durations are programmed using the register bits defined in Section 16.2.3. If the ...
Page 97
Pre-Production ADDRESS R16462 (404Eh) Current Sink 1 R16463 (404Fh) Current Sink 2 Table 49 Controlling the Sink Current for ISINK1 and ISINK2 16.2.3 ON/OFF RAMP TIMING When the Current Sinks output drive is enabled or disabled using CS1_DRIVE or CS2_DRIVE, ...
Page 98
WM8311 ADDRESS Table 50 Configuring On/Off Ramp Timing for ISINK1 and ISINK2 16.3 CURRENT SINK INTERRUPTS The Current Sinks are associated with two Interrupt event flags, which indicate if the Current Sinks are unable to sink the demanded current (eg. ...
Page 99
Pre-Production 16.4 LED DRIVER CONNECTIONS The recommended connections for LEDs on ISINK1 and ISINK2 are illustrated in Figure 23. Figure 23 LED Connections to ISINK1 and ISINK2 The ground connection associated with these two Current Sinks is the ISINKGND pin. ...
Page 100
WM8311 17 POWER SUPPLY CONTROL 17.1 GENERAL DESCRIPTION The WM8311 can take its power supply from a Wall adaptor, a USB interface or from a single-cell lithium battery. The WM8311 autonomously chooses the most appropriate power source available, and supports ...
Page 101
Pre-Production Note that connecting the BATTVDD pin directly to a load is not recommended; this may lead to incorrect behaviour of the battery charger. The Wall Adaptor supply connects to SYSVDD via a FET switch as illustrated in Figure 24. ...
Page 102
WM8311 ADDRESS R16397 (400Dh) System Status Table 52 Power Source Status Registers 17.2 BATTERY POWERED OPERATION The WM8311 selects Battery power via BATTVDD when the battery voltage is higher than the WALLVDD and USBVDD supply voltages. In practical usage, this ...
Page 103
Pre-Production 17.4 USB POWERED OPERATION The WM8311 selects USB power via the USBVDD pin when this supply is within the normal USB operating limits of 4.3V to 5.5V, and WALLVDD is less than 4.3V and USBVDD is the highest supply ...
Page 104
WM8311 Table 55 Configuring the USB Power Operation 17.5 POWER PATH MANAGEMENT INTERRUPTS The Power Path Management circuit is associated with three Interrupt event flags. The PPM_SYSLO_EINT interrupt bit is set when the internal signal SYSLO indicates a SYSVDD undervoltage ...
Page 105
Pre-Production 17.6 BACKUP POWER As an option, a backup power source can be provided for the WM8311. This can either be a rechargeable battery (coin cell or super/gold-capacitor) on the BACKUPVDD pin or else a standard capacitor on the LDO12VOUT ...
Page 106
WM8311 ADDRESS Table 57 Backup Battery Charger Control 17.7 BATTERY CHARGER 17.7.1 GENERAL DESCRIPTION The WM8311 incorporates a battery charger which is designed for charging single-cell lithium batteries. The battery charger can operate from either the Wall or USB power ...
Page 107
Pre-Production Figure 25 Typical Connections for WM8311 Battery Charger The main battery terminal is connected to BATTVDD. The WM8311 also incorporates a battery temperature monitoring circuit, which monitors the NTC thermistor that is typically incorporated within a rechargeable battery pack. ...
Page 108
WM8311 Note that, at any time during trickle charging or fast charging, the battery may be required to supplement the USB or Wall Adaptor power source. In this case, the battery voltage may drop while it is providing power to ...
Page 109
Pre-Production Note that the Battery Charger control registers are locked by the WM8311 User Key. These registers can only be changed by writing the appropriate code to the Security register, as described in Section 12.4. ADDRESS R16456 (4048h) Charger Control ...
Page 110
WM8311 17.7.3 FAST CHARGING Fast charging provides a faster way to charge the battery than is possible with trickle charge. See Section 17.7.1 for a description of fast charging. Fast charging mode is only possible under certain conditions ...
Page 111
Pre-Production 17.7.4 CHARGER TIMEOUT AND TERMINATION Fast charging and trickle charging is terminated under any of the following conditions: • Charge current falls below the ‘End of Charge’ threshold • Charger timeout • Battery fault or overvoltage condition (see Section ...
Page 112
WM8311 ADDRESS R16457 (4049h) Charger Control 2 R16458 (404Ah) Charger Status Table 60 Battery Charger Termination The Battery Charger is associated with a number of Interrupt flags, as described in Section 17.7.8. If battery charging is terminated due to the ...
Page 113
Pre-Production The AUXADCIN1 monitor output current is equal to the battery charge current divided by 12500. The battery charge current can be determined by measuring the voltage at the AUXADCIN1 pin, as described in the following equations. For example, a ...
Page 114
WM8311 17.7.7 BATTERY TEMPERATURE MONITORING As described in Section 17.7.1, the WM8311 is designed to monitor battery temperature using a standard NTC thermistor component which is typically incorporated within the battery pack. This allows the battery charger to detect a ...
Page 115
Pre-Production For information on how to set the hot and cold temperature limits, see the Applications Information in Section 30.6. 17.7.8 BATTERY CHARGER INTERRUPTS The Battery Charger is associated with a number of Interrupt event flags, described in Table 64. ...
Page 116
WM8311 ADDRESS Table 64 Battery Charger Interrupts 17.7.9 BATTERY CHARGER STATUS The status of the Battery Charger can be read from various registers and interrupts noted in the above sections. The Battery Charger status can also be read from the ...
Page 117
Pre-Production 18 AUXILIARY ADC 18.1 GENERAL DESCRIPTION The WM8311 incorporates a 12-bit Auxiliary ADC (AUXADC). This can be used to perform a number of system measurements (including supply voltages and battery temperature) and can also be used to measure analogue ...
Page 118
WM8311 ADDRESS R16431 (402Fh) AuxADC Source w BIT LABEL DEFAULT 14 AUX_CVT_ENA 0 12 AUX_SLPENA 0 AUX_RATE [5:0] 5:0 00_0000 10 AUX_BKUP_BAT 0 T_SEL 9 AUX_WALL_SEL 0 8 AUX_BATT_SEL 0 7 AUX_USB_SEL 0 AUX_SYSVDD_S AUX_BATT_TEM 0 ...
Page 119
Pre-Production ADDRESS Table 66 AUXADC Control 18.3 AUXADC READBACK Measured data from the AUXADC is read via the AuxADC Data Register (R16429), which contains two fields. The AUXADC Data Source is indicated in the AUX_DATA_SRC field; the associated measurement data ...
Page 120
WM8311 ADDRESS Table 67 AUXADC Readback 18.4 DIGITAL COMPARATORS The WM8311 has four digital comparators which may be used to compare AUXADC measurement data against programmable threshold values. Each comparator has a status bit, and also an associated interrupt flag ...
Page 121
Pre-Production ADDRESS R16433 (4031h) Comparator 1 R16434 (4032h) Comparator 2 R16435 (4033h) Comparator 3 w BIT LABEL DEFAULT DCMP4_ENA DCMP3_ENA 0 1 DCMP2_ENA 0 0 DCMP1_ENA 0 15:13 DCMP1_SRC 000 [2:0] DCMP1_GT 12 0 11:0 DCMP1_THR 000h ...
Page 122
WM8311 ADDRESS R16436 (4034h) Comparator 4 Table 68 AUXADC Digital Comparator Control 18.5 AUXADC INTERRUPTS The AUXADC is associated with a number of Interrupt event flags to indicate when new AUXADC data is ready indicate that one or ...
Page 123
Pre-Production ADDRESS R16401 (4011h) Interrupt Status 1 R16409 (4019h) Interrupt Status 1 Mask Note number between 1 and 4 that identifies the individual Comparator. Table 69 AUXADC Interrupts w BIT LABEL 8 AUXADC_DATA_EINT 7:4 AUXADC_DCOMPn_EINT 8 IM_AUXADC_DATA_EINT ...
Page 124
WM8311 19 TOUCH PANEL CONTROLLER 19.1 GENERAL DESCRIPTION The WM8311 incorporates a Touch Panel controller interface, supporting standard resistive 4-wire and 5-wire panel types. The controller supports X, Y co-ordinate measurement and Pen Down detection. The 4-wire configuration also supports ...
Page 125
Pre-Production ADDRESS R16425 (4029h) Touch Control 2 Table 71 Touch Panel Configuration 19.3 TOUCH PANEL CONTROL The Touch Panel is enabled by setting the TCH_ENA register bit. By default, the Touch Panel is not enabled in the SLEEP state, but ...
Page 126
WM8311 ADDRESS R16424 (4028h) Touch Control 1 R16425 (4029h) Touch Control 2 w BIT LABEL DEFAULT 15 TCH_ENA 0 TCH_CVT_ENA TCH_SLPENA 0 10 TCH_Z_ENA 0 TCH_Y_ENA TCH_X_ENA 0 7:5 TCH_DELAY [2:0] 010 4:0 TCH_RATE ...
Page 127
Pre-Production ADDRESS Table 72 Touch Panel Control 19.4 TOUCH PANEL READBACK Measured data from the Touch Panel controller is read via the Touch Data registers. The X-axis, Y- axis and Z-axis (pressure) measurements are provided in the TCH_X, TCH_Y and ...
Page 128
WM8311 ADDRESS R16401 (4011h) Interrupt Status 1 R16409 (4019h) Interrupt Status 1 Mask Table 74 Touch Panel Interrupts 19.6 TOUCH PANEL OPERATING PRINCIPLES A typical resistive Touch Panel comprises two conductive sheets, connected via a switch matrix to the Touch ...
Page 129
Pre-Production Figure 28 X-axis Measurement on 4-wire Touch Panel Y-axis measurement is performed by applying a potential difference between the Top and Bottom sides of the touch panel. When contact is made between the two sheets, the voltage present on ...
Page 130
WM8311 Touch pressure can only be determined indirectly, using the results of two separate measurements. A constant current is applied through the plates, and the voltage on each plate is measured. The difference between the two voltages is proportional to ...
Page 131
Pre-Production Figure 33 Y-axis Measurement on 5-wire Touch Panel ‘Pen Down’ detection uses a zero-power comparator with an internal, programmable pull-up resistor. When the touch panel is not being touched, no current flows between the touch panel sheets, and the ...
Page 132
WM8311 20 REAL-TIME CLOCK (RTC) 20.1 GENERAL DESCRIPTION The WM8311 provides a Real Time Clock (RTC) in the form of a 32-bit counter. The RTC uses the 32.768kHz crystal oscillator as its clock source and increments the register value once ...
Page 133
Pre-Production ADDRESS R16416 (4020h) RTC Write Counter R16417 (4021h) RTC Time 1 R16418 (4022h) RTC Time 2 R16419 (4023h) RTC Alarm 1 R16420 (4024h) RTC Alarm 2 R16421 (4025h) RTC Control R16422 (4026h) RTC Trim Table 75 Real Time Clock ...
Page 134
WM8311 20.3 RTC INTERRUPTS The Real Time Clock (RTC) is associated with two Interrupt event flags. The RTC_PER_EINT interrupt is set each time a periodic timeout occurs. The periodic timeout is configured using the RTC_PINT_FREQ field described in Table 77. ...
Page 135
Pre-Production 20.4 DIGITAL RIGHTS MANAGEMENT The Real Time Clock (RTC) maintains a continuous record of the time; this is maintained at all times, including when the WM8311 is powered down and the RTC function is maintained by the backup battery. ...
Page 136
WM8311 21 GENERAL PURPOSE INPUTS / OUTPUTS (GPIO) 21.1 GENERAL DESCRIPTION The WM8311 has 16 general-purpose input/output (GPIO) pins, GPIO1 - GPIO16. These can be configured as inputs or outputs, active high or active low, with optional on-chip pull-up or ...
Page 137
Pre-Production GPn_FN Table 78 List of GPIO Input Functions Further details of the GPIO input de-bounce time are noted in Section 21.3. GPn_FN GPIO ...
Page 138
WM8311 GPn_FN Table 79 List of GPIO Output Functions 21.3 CONFIGURING GPIO PINS The GPIO pins are configured using the Resister fields defined in Table 80. The function of each GPIO is selected ...
Page 139
Pre-Production ADDRESS R16440 (4038h) to R16455 (4047h) Note number between 1 and 16 that identifies the individual GPIO. Table 80 GPIO Pin Configuration When the GPIO output function is selected (GPn_FN = 0h, GPn_DIR = 0), the ...
Page 140
WM8311 If a GPIO is tri-stated (GPn_ENA = 0), then the read value of the corresponding GPn_LVL field is invalid. ADDRESS R16396 (400Ch) GPIO Level Table 81 GPIO Level Register The power domain for each GPIO is controlled using the ...
Page 141
Pre-Production ADDRESS GPIO10 Control R16450 (4042h) GPIO11 Control R16451 (4043h) GPIO12 Control Table 82 GPIO Power Domain Registers The function of each GPIO is controlled using the GPn_FN registers defined in Table 83. Note that the selected function also depends ...
Page 142
WM8311 ADDRESS R16451 (4043h) GPIO12 Control R16452 (4044h) GPIO13 Control R16453 (4045h) GPIO14 Control R16454 (4046h) GPIO15 Control R16455 (4047h) GPIO16 Control Table 83 GPIO Function Select Registers Note that GPIO input functions 2h, 3h, 4h, 5h and 6h are ...
Page 143
Pre-Production 22 SYSTEM STATUS LED DRIVERS 22.1 GENERAL DESCRIPTION The WM8311 provides two System Status LED Drivers. These are digital outputs intended for driving LEDs directly. The LED outputs can be assigned to indicate OTP Program status, Power State status ...
Page 144
WM8311 22.2.2 POWER STATE STATUS Setting LEDn_SRC = 01 configures the associated LED to indicate Power State status. Under this selection, four different conditions may be indicated, as defined in Table 87. LED DRIVER LED1 or LED2 Table 87 Status ...
Page 145
Pre-Production 22.2.4 MANUAL MODE Setting LEDn_SRC = 11 configures the associated LED to operate in Manual Mode, which is further configurable using additional register fields. In Manual Mode, the LED output can be commanded as Off, On (Constant), Continuous Pulsed ...
Page 146
WM8311 ADDRESS Table 89 Status LED Manual Mode Control 22.3 LED DRIVER CONNECTIONS The recommended connection for Status LEDs is illustrated in Figure 35. The LED outputs are referenced to the SYSVDD power domain. A series resistor may be required, ...
Page 147
Pre-Production 23 INTERRUPT CONTROLLER The WM8311 has a comprehensive Interrupt logic capability. The dedicated IRQ alert a host processor to selected events or fault conditions. Each of the interrupt conditions can be individually enabled or masked. Following an interrupt event, ...
Page 148
WM8311 The interrupt logic is illustrated in Figure 36. Figure 36 Interrupt Logic Following the assertion of the IRQ determine which primary interrupt caused the event by reading the primary interrupt register R16400 (4010h). This register is defined in Section ...
Page 149
Pre-Production ADDRESS R16408 (4018h) System Interrupts Mask w BIT LABEL 8 AUXADC_INT 7 PPM_INT 6 CS_INT 5 RTC_INT OTP_INT 4 2 CHG_INT 1 HC_INT 0 UV_INT IM_PS_INT 15 IM_TEMP_INT 14 13 IM_GP_INT 12 IM_ON_PIN_INT 11 IM_WDOG_INT 10 IM_TCHDATA_INT IM_TCHPD_INT 9 ...
Page 150
WM8311 ADDRESS Table 91 Primary Interrupt Status and Mask Bits 23.2 SECONDARY INTERRUPTS The following sections define the secondary interrupt status and control bits associated with each of the primary interrupt bits defined in Table 91. 23.2.1 POWER STATE INTERRUPT ...
Page 151
Pre-Production ADDRESS R16402 (4012h) Interrupt Status 2 R16410 (401Ah) Interrupt Status 2 Mask Table 92 Power State Interrupts 23.2.2 THERMAL INTERRUPTS The primary TEMP_INT interrupt comprises a single secondary interrupt as described in Section 26. The secondary interrupt bit is ...
Page 152
WM8311 ADDRESS R16405 (4015h) Interrupt Status 5 R16413 (401Dh) Interrupt Status 5 Mask Note number between 1 and 16 that identifies the individual GPIO. Table 94 GPIO Interrupts 23.2.4 ON PIN INTERRUPTS The primary ON_PIN_INT interrupt comprises ...
Page 153
Pre-Production 23.2.6 TOUCH PANEL DATA INTERRUPTS The primary TCHDATA_INT interrupt comprises a single secondary interrupt as described in Section 19.5. The secondary interrupt bits are defined in Table 97. The secondary interrupt can be masked. When the mask bit is ...
Page 154
WM8311 ADDRESS R16401 (4011h) Interrupt Status 1 R16409 (4019h) Interrupt Status 1 Mask Note number between 1 and 4 that identifies the individual Comparator. Table 99 AUXADC Interrupts 23.2.9 POWER PATH MANAGEMENT INTERRUPTS The primary PPM_INT interrupt ...
Page 155
Pre-Production 23.2.10 CURRENT SINK INTERRUPTS The primary CS_INT interrupt comprises two secondary interrupts as described in Section 16.3. The secondary interrupt bits are defined in Table 101. Each of the secondary interrupts can be masked. When a mask bit is ...
Page 156
WM8311 23.2.12 OTP MEMORY INTERRUPTS The primary OTP_INT interrupt comprises two secondary interrupts as described in Section 14.5. The secondary interrupt bits are defined in Table 103. Each of the secondary interrupts can be masked. When a mask bit is ...
Page 157
Pre-Production ADDRESS R16410 (401Ah) Interrupt Status 2 Mask Table 104 Battery Charger Interrupts 23.2.15 HIGH CURRENT INTERRUPTS The primary HC_INT interrupt comprises two secondary interrupts as described in Section 15.13. The secondary interrupt bits are defined in Table 105. Each ...
Page 158
WM8311 ADDRESS R16404 (4014h) Interrupt Status 4 R16412 (401Ch) Interrupt Status 4 Mask Table 105 Overcurrent Interrupts 23.2.16 UNDERVOLTAGE INTERRUPTS The primary UV_INT interrupt comprises fourteen secondary interrupts as described in Section 15.13). The secondary interrupt bits are defined in ...
Page 159
Pre-Production 24 RESETS AND SUPPLY VOLTAGE MONITORING 24.1 RESETS The WM8311 provides hardware and software monitoring functions as inputs to a Reset management system. These functions enable the device to take appropriate action when power supplies are critically low or ...
Page 160
WM8311 A summary of the WM8311 Resets is contained in Table 107. RESET TYPE RESET CONDITION System Reset Power Sequence Failure Device overtemperature SYSVDD undervoltage (1) SYSVDD undervoltage (2) Software OFF request VPMIC (LDO12) undervoltage Device Reset Watchdog timeout Hardware ...
Page 161
Pre-Production startup sequence has completed is governed by the RST_DUR register field described in Section 11.7. 24.2 HARDWARE RESET A Hardware Reset is triggered when an external source pulls the RESET condition, the WM8311 transitions to the OFF state. The ...
Page 162
WM8311 The timing details of the Software Reset are illustrated in Figure 37. Power State RESET pin Figure 37 Software Reset Timing w Software Reset ON (shutdown / start-up) Time delay set by SWRST_DLY and OFF transition then ON transition ...
Page 163
Pre-Production 24.4 SUPPLY VOLTAGE MONITORING The WM8311 includes a number of mechanisms to prevent the system from starting up force it to shut down, when the power sources are critically low. The power supply configuration for the WM8311 ...
Page 164
WM8311 The WM8311 can also indicate the status of the SYSOK signal via a GPIO pin configured as a “SYSVDD Good” output (see Section 21). A GPIO pin configured as “SYSVDD Good” output will be asserted when the SYSVDD is ...
Page 165
Pre-Production 25 WATCHDOG TIMER The WM8311 includes a Watchdog Timer designed to detect a possible software fault condition where the host processor has locked up. The Watchdog Timer is a free-running counter driven by the internal RC oscillator. The Watchdog ...
Page 166
WM8311 ADDRESS Table 110 Controlling the Watchdog Timer The Watchdog timeout interrupt event is indicated by the WDOG_TO_EINT register field. This secondary interrupt triggers a primary Watchdog Interrupt, WDOG_INT (see Section 23). This can be masked by setting the mask ...
Page 167
Pre-Production 26 TEMPERATURE SENSING The WM8311 provides temperature monitoring as status information and also for self-protection of the device. Temperature monitoring is always enabled in the ON and SLEEP states. The thermal warning temperature can be set using the THW_TEMP ...
Page 168
WM8311 27 VOLTAGE AND CURRENT REFERENCES 27.1 VOLTAGE REFERENCE (VREF) The main voltage reference generated by the WM8311 is bonded to the VREFC pin. The accuracy of this reference is optimised by factory-set trim registers. The voltage reference (VREF) requires ...
Page 169
Pre-Production 28 REGISTER MAP OVERVIEW w WM8311 PP, December 2009, Rev 3.0 169 ...
Page 170
WM8311 w Pre-Production PP, December 2009, Rev 3.0 170 ...
Page 171
Pre-Production w WM8311 PP, December 2009, Rev 3.0 171 ...
Page 172
WM8311 w Pre-Production PP, December 2009, Rev 3.0 172 ...
Page 173
Pre-Production w WM8311 PP, December 2009, Rev 3.0 173 ...
Page 174
WM8311 w Pre-Production PP, December 2009, Rev 3.0 174 ...
Page 175
Pre-Production w WM8311 PP, December 2009, Rev 3.0 175 ...
Page 176
WM8311 29 REGISTER BITS BY ADDRESS REGISTER BIT LABEL ADDRESS R0 (00h) 15:0 CHIP_ID[15:0] 0000_0000 Reset ID Register 00h Reset ID REGISTER BIT LABEL ADDRESS R1 (01h) 15:8 PARENT_REV[ Revision 7:0] 7:0 CHILD_REV[7: 0] Register 01h Revision REGISTER BIT LABEL ...
Page 177
Pre-Production REGISTER BIT LABEL ADDRESS R16386 3 THW_HYST (4002h) Thermal Monitoring 1:0 THW_TEMP[1: 0] Register 4002h Thermal Monitoring REGISTER BIT LABEL ADDRESS R16387 15 CHIP_ON (4003h) Power State 14 CHIP_SLP 12 REF_LP 11:10 PWRSTATE_D LY[1:0] 9 SWRST_DLY 5:4 USB100MA_S TARTUP[1:0] ...
Page 178
WM8311 REGISTER BIT LABEL ADDRESS Register 4003h Power State REGISTER BIT LABEL ADDRESS R16388 15 WDOG_ENA (4004h) Watchdog 14 WDOG_DEBU G 13 WDOG_RST_ SRC 12 WDOG_SLPE NA 11 WDOG_RESE T 9:8 WDOG_SECA CT[1:0] 5:4 WDOG_PRIMA CT[1:0] 2:0 WDOG_TO[2 ...
Page 179
Pre-Production REGISTER BIT LABEL ADDRESS Register 4004h Watchdog REGISTER BIT LABEL ADDRESS R16389 9:8 ON_PIN_SECA (4005h) ON CT[1:0] Pin Control 5:4 ON_PIN_PRIM ACT[1:0] 3 ON_PIN_STS 1:0 ON_PIN_TO[1: 0] Register 4005h ON Pin Control REGISTER BIT LABEL ADDRESS R16390 15 RECONFIG_A ...
Page 180
WM8311 REGISTER BIT LABEL ADDRESS 10 SW_RESET_C FG 6 AUXRST_SLP ENA 5 RST_SLP_MS K 4 RST_SLPENA 1:0 RST_DUR[1:0] Register 4006h Reset Control REGISTER BIT LABEL ADDRESS R16391 2 AUTOINC (4007h) Control Interface Register 4007h Control Interface REGISTER BIT LABEL ADDRESS ...
Page 181
Pre-Production REGISTER BIT LABEL ADDRESS R16394 15 OTP_PROG (400Ah) OTP Control 13 OTP_MEM 11 OTP_FINAL 10 OTP_VERIFY 9 OTP_WRITE 8 OTP_READ 7:6 OTP_READ_L VL[1:0] 5 OTP_BULK 1:0 OTP_PAGE[ DEFAULT DESCRIPTION Selects the PROGRAM device state ...
Page 182
WM8311 REGISTER BIT LABEL ADDRESS Register 400Ah OTP Control REGISTER BIT LABEL ADDRESS R16396 15 GP16_LVL (400Ch) GPIO Level 14 GP15_LVL 13 GP14_LVL 12 GP13_LVL 11 GP12_LVL 10 GP11_LVL 9 GP10_LVL 8 GP9_LVL 7 GP8_LVL w DEFAULT DESCRIPTION 10 = ...
Page 183
Pre-Production REGISTER BIT LABEL ADDRESS 6 GP7_LVL 5 GP6_LVL 4 GP5_LVL 3 GP4_LVL 2 GP3_LVL 1 GP2_LVL 0 GP1_LVL Register 400Ch GPIO Level w DEFAULT DESCRIPTION When GP8_FN = 0h and GP8_DIR = 0, write to this bit to set ...
Page 184
WM8311 REGISTER BIT LABEL ADDRESS R16397 15 THW_STS (400Dh) System Status 10 PWR_SRC_BA TT 9 PWR_WALL 8 PWR_USB 4:0 MAIN_STATE[ 4:0] Register 400Dh System Status w DEFAULT DESCRIPTION 0 Thermal Warning status 0 = Normal 1 = Overtemperature Warning (warning ...
Page 185
Pre-Production REGISTER BIT LABEL ADDRESS R16398 15 ON_TRANS (400Eh) ON Source 11 ON_GPIO 10 ON_SYSLO 9 ON_PEN_DO WN 8 ON_CHG 7 ON_WDOG_T O 6 ON_SW_REQ 5 ON_RTC_ALM 4 ON_ON_PIN 3 RESET_CNV_ UV 2 RESET_SW 1 RESET_HW w DEFAULT DESCRIPTION 0 ...
Page 186
WM8311 REGISTER BIT LABEL ADDRESS 0 RESET_WDO G Register 400Eh ON Source REGISTER BIT LABEL ADDRESS R16399 13 OFF_INTLDO_ (400Fh) ERR OFF Source 12 OFF_PWR_SE Q 11 OFF_GPIO 10 OFF_SYSVDD 9 OFF_THERR 6 OFF_SW_REQ 4 OFF_ON_PIN Register 400Fh OFF Source ...
Page 187
Pre-Production REGISTER BIT LABEL ADDRESS 11 WDOG_INT 10 TCHDATA_INT 9 TCHPD_INT 8 AUXADC_INT 7 PPM_INT 6 CS_INT 5 RTC_INT 4 OTP_INT 2 CHG_INT 1 HC_INT 0 UV_INT Register 4010h System Interrupts REGISTER BIT LABEL ADDRESS R16401 15 PPM_SYSLO_ (4011h) EINT ...
Page 188
WM8311 REGISTER BIT LABEL ADDRESS NT 10 TCHDATA_EIN T 9 TCHPD_EINT 8 AUXADC_DAT A_EINT 7 AUXADC_DCO MP4_EINT 6 AUXADC_DCO MP3_EINT 5 AUXADC_DCO MP2_EINT 4 AUXADC_DCO MP1_EINT 3 RTC_PER_EIN T 2 RTC_ALM_EIN T 1 TEMP_THW_C INT Register 4011h Interrupt Status 1 ...
Page 189
Pre-Production REGISTER BIT LABEL ADDRESS 10 CHG_TO_EINT 9 CHG_MODE_E INT 8 CHG_START_ EINT 7 CS2_EINT 6 CS1_EINT 5 OTP_CMD_EN D_EINT 4 OTP_ERR_EIN T 2 PS_POR_EINT 1 PS_SLEEP_O FF_EINT 0 PS_ON_WAKE _EINT Register 4012h Interrupt Status 2 REGISTER BIT LABEL ADDRESS ...
Page 190
WM8311 REGISTER BIT LABEL ADDRESS 0 UV_LDO1_EIN T Register 4013h Interrupt Status 3 REGISTER BIT LABEL ADDRESS R16404 9 HC_DC2_EINT (4014h) Interrupt Status 4 8 HC_DC1_EINT 3 UV_DC4_EINT 2 UV_DC3_EINT 1 UV_DC2_EINT 0 UV_DC1_EINT Register 4014h Interrupt Status 4 REGISTER ...
Page 191
Pre-Production REGISTER BIT LABEL ADDRESS 8 GP9_EINT 7 GP8_EINT 6 GP7_EINT 5 GP6_EINT 4 GP5_EINT 3 GP4_EINT 2 GP3_EINT 1 GP2_EINT 0 GP1_EINT Register 4015h Interrupt Status 5 REGISTER BIT LABEL ADDRESS R16407 1 IRQ_OD (4017h) IRQ Config 0 IM_IRQ ...
Page 192
WM8311 REGISTER BIT LABEL ADDRESS 12 IM_ON_PIN_IN T 11 IM_WDOG_IN T 10 IM_TCHDATA_ INT 9 IM_TCHPD_IN T 8 IM_AUXADC_I NT 7 IM_PPM_INT 6 IM_CS_INT 5 IM_RTC_INT 4 IM_OTP_INT 3 IM_CHILD_INT 2 IM_CHG_INT 1 IM_HC_INT 0 IM_UV_INT Register 4018h System Interrupts ...
Page 193
Pre-Production REGISTER BIT LABEL ADDRESS R16409 15 IM_PPM_SYSL (4019h) O_EINT Interrupt Status 1 Mask 14 IM_PPM_PWR _SRC_EINT 13 IM_PPM_USB_ CURR_EINT 12 IM_ON_PIN_CI NT 11 IM_WDOG_TO _EINT 10 IM_TCHDATA_ EINT 9 IM_TCHPD_EI NT 8 IM_AUXADC_ DATA_EINT 7 IM_AUXADC_ DCOMP4_EIN T 6 ...
Page 194
WM8311 REGISTER BIT LABEL ADDRESS 1 IM_TEMP_TH W_CINT Register 4019h Interrupt Status 1 Mask REGISTER BIT LABEL ADDRESS R16410 15 IM_CHG_BATT (401Ah) _HOT_EINT Interrupt Status 2 Mask 14 IM_CHG_BATT _COLD_EINT 13 IM_CHG_BATT _FAIL_EINT 12 IM_CHG_OV_ EINT 11 IM_CHG_END _EINT 10 ...
Page 195
Pre-Production REGISTER BIT LABEL ADDRESS 4 IM_OTP_ERR_ EINT 2 IM_PS_POR_E INT 1 IM_PS_SLEEP _OFF_EINT 0 IM_PS_ON_W AKE_EINT Register 401Ah Interrupt Status 2 Mask REGISTER BIT LABEL ADDRESS R16411 6 IM_UV_LDO7_ (401Bh) EINT Interrupt Status 3 Mask 4 IM_UV_LDO5_ EINT 3 ...
Page 196
WM8311 REGISTER BIT LABEL ADDRESS R16412 9 IM_HC_DC2_E (401Ch) INT Interrupt Status 4 Mask 8 IM_HC_DC1_E INT 3 IM_UV_DC4_E INT 2 IM_UV_DC3_E INT 1 IM_UV_DC2_E INT 0 IM_UV_DC1_E INT Register 401Ch Interrupt Status 4 Mask REGISTER BIT LABEL ADDRESS R16413 ...
Page 197
Pre-Production REGISTER BIT LABEL ADDRESS 9 IM_GP10_EIN T 8 IM_GP9_EINT 7 IM_GP8_EINT 6 IM_GP7_EINT 5 IM_GP6_EINT 4 IM_GP5_EINT 3 IM_GP4_EINT 2 IM_GP3_EINT 1 IM_GP2_EINT 0 IM_GP1_EINT Register 401Dh Interrupt Status 5 Mask REGISTER BIT LABEL ADDRESS R16416 15:0 RTC_WR_CNT (4020h) ...
Page 198
WM8311 REGISTER BIT LABEL ADDRESS R16417 15:0 RTC_TIME[15: (4021h) 0] RTC Time 1 Register 4021h RTC Time 1 REGISTER BIT LABEL ADDRESS R16418 15:0 RTC_TIME[15: (4022h) 0] RTC Time 2 Register 4022h RTC Time 2 REGISTER BIT LABEL ADDRESS R16419 ...
Page 199
Pre-Production REGISTER BIT LABEL ADDRESS Register 4025h RTC Control REGISTER BIT LABEL ADDRESS R16422 9:0 RTC_TRIM[9:0] 00_0000_0 (4026h) RTC Trim Register 4026h RTC Trim REGISTER BIT LABEL ADDRESS R16424 15 TCH_ENA (4028h) Touch Control 1 14 TCH_CVT_EN A 12 TCH_SLPENA ...
Page 200
WM8311 REGISTER BIT LABEL ADDRESS 4:0 TCH_RATE [4:0] Register 4028h Touch Control 1 REGISTER BIT LABEL ADDRESS R16425 13 TCH_PD_WK (4029h) Touch Control 2 12 TCH_5WIRE 11 TCH_PDONLY 8 TCH_ISEL 3:0 TCH_RPU[3:0] Register 4029h Touch Control 2 REGISTER BIT LABEL ...